mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
ad71fa9971
This commit adds scripts/Makefile.host.tmp which will be used in the next commit to convert makefiles under tools/ directory to Kbuild style. Notice this script, scripts/Makefile.host.tmp is temporary. When switching over to real Kbuild, it will be replaced with scripts/Makefile.host of Linux Kernel. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
77 lines
1.8 KiB
Makefile
77 lines
1.8 KiB
Makefile
# our default target
|
|
.PHONY: all
|
|
all:
|
|
|
|
include $(TOPDIR)/config.mk
|
|
|
|
LIB := $(obj)built-in.o
|
|
LIBGCC = $(obj)libgcc.o
|
|
SRCS :=
|
|
subdir-y :=
|
|
obj-dirs :=
|
|
|
|
include Makefile
|
|
|
|
# Do not include host rules unless needed
|
|
ifneq ($(hostprogs-y)$(hostprogs-m),)
|
|
include $(SRCTREE)/scripts/Makefile.host.tmp
|
|
endif
|
|
|
|
# Going forward use the following
|
|
obj-y := $(sort $(obj-y))
|
|
extra-y := $(sort $(extra-y))
|
|
always := $(sort $(always))
|
|
lib-y := $(sort $(lib-y))
|
|
|
|
subdir-y += $(patsubst %/,%,$(filter %/, $(obj-y)))
|
|
obj-y := $(patsubst %/, %/built-in.o, $(obj-y))
|
|
subdir-obj-y := $(filter %/built-in.o, $(obj-y))
|
|
subdir-obj-y := $(addprefix $(obj),$(subdir-obj-y))
|
|
|
|
SRCS += $(wildcard $(obj-y:.o=.c) $(obj-y:.o=.S) $(lib-y:.o=.c) \
|
|
$(lib-y:.o=.S) $(extra-y:.o=.c) $(extra-y:.o=.S))
|
|
OBJS := $(addprefix $(obj),$(obj-y))
|
|
|
|
# $(obj-dirs) is a list of directories that contain object files
|
|
|
|
obj-dirs += $(dir $(OBJS))
|
|
|
|
# Create directories for object files if directory does not exist
|
|
# Needed when obj-y := dir/file.o syntax is used
|
|
_dummy := $(foreach d,$(obj-dirs), $(shell [ -d $(d) ] || mkdir -p $(d)))
|
|
|
|
LGOBJS := $(addprefix $(obj),$(sort $(lib-y)))
|
|
|
|
all: $(LIB) $(addprefix $(obj),$(extra-y) $(always)) $(subdir-y)
|
|
|
|
$(LIB): $(obj).depend $(OBJS)
|
|
$(call cmd_link_o_target, $(OBJS))
|
|
|
|
ifneq ($(strip $(lib-y)),)
|
|
all: $(LIBGCC)
|
|
|
|
$(LIBGCC): $(obj).depend $(LGOBJS)
|
|
$(call cmd_link_o_target, $(LGOBJS))
|
|
endif
|
|
|
|
ifneq ($(subdir-obj-y),)
|
|
# Descending
|
|
$(subdir-obj-y): $(subdir-y)
|
|
endif
|
|
|
|
ifneq ($(subdir-y),)
|
|
$(subdir-y): FORCE
|
|
$(MAKE) -C $@ -f $(TOPDIR)/scripts/Makefile.build
|
|
endif
|
|
|
|
#########################################################################
|
|
|
|
# defines $(obj).depend target
|
|
|
|
include $(TOPDIR)/rules.mk
|
|
|
|
sinclude $(obj).depend
|
|
|
|
#########################################################################
|
|
|
|
.PHONY: FORCE
|