mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
125 lines
2.8 KiB
C
125 lines
2.8 KiB
C
/*
|
|
* Copyright (C) 2006 Atmel Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#include <common.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/sdram.h>
|
|
#include <asm/arch/clk.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/hmatrix.h>
|
|
#include <asm/arch/mmu.h>
|
|
#include <asm/arch/portmux.h>
|
|
#include <netdev.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
struct mmu_vm_range mmu_vmr_table[CONFIG_SYS_NR_VM_REGIONS] = {
|
|
{
|
|
.virt_pgno = CONFIG_SYS_FLASH_BASE >> PAGE_SHIFT,
|
|
.nr_pages = CONFIG_SYS_FLASH_SIZE >> PAGE_SHIFT,
|
|
.phys = (CONFIG_SYS_FLASH_BASE >> PAGE_SHIFT)
|
|
| MMU_VMR_CACHE_NONE,
|
|
}, {
|
|
.virt_pgno = CONFIG_SYS_SDRAM_BASE >> PAGE_SHIFT,
|
|
.nr_pages = EBI_SDRAM_SIZE >> PAGE_SHIFT,
|
|
.phys = (CONFIG_SYS_SDRAM_BASE >> PAGE_SHIFT)
|
|
| MMU_VMR_CACHE_WRBACK,
|
|
},
|
|
};
|
|
|
|
static const struct sdram_config sdram_config = {
|
|
.data_bits = SDRAM_DATA_16BIT,
|
|
.row_bits = 13,
|
|
.col_bits = 9,
|
|
.bank_bits = 2,
|
|
.cas = 3,
|
|
.twr = 2,
|
|
.trc = 7,
|
|
.trp = 2,
|
|
.trcd = 2,
|
|
.tras = 5,
|
|
.txsr = 5,
|
|
/* 7.81 us */
|
|
.refresh_period = (781 * (SDRAMC_BUS_HZ / 1000)) / 100000,
|
|
};
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/* Enable SDRAM in the EBI mux */
|
|
hmatrix_slave_write(EBI, SFR, HMATRIX_BIT(EBI_SDRAM_ENABLE));
|
|
|
|
portmux_enable_ebi(16, 23, 0, PORTMUX_DRIVE_HIGH);
|
|
portmux_enable_usart1(PORTMUX_DRIVE_MIN);
|
|
|
|
#if defined(CONFIG_MACB)
|
|
portmux_enable_macb0(PORTMUX_MACB_MII, PORTMUX_DRIVE_HIGH);
|
|
portmux_enable_macb1(PORTMUX_MACB_MII, PORTMUX_DRIVE_HIGH);
|
|
#endif
|
|
#if defined(CONFIG_MMC)
|
|
portmux_enable_mmci(0, PORTMUX_MMCI_4BIT, PORTMUX_DRIVE_LOW);
|
|
#endif
|
|
#if defined(CONFIG_ATMEL_SPI)
|
|
portmux_enable_spi0(1 << 0, PORTMUX_DRIVE_LOW);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
phys_size_t initdram(int board_type)
|
|
{
|
|
unsigned long expected_size;
|
|
unsigned long actual_size;
|
|
void *sdram_base;
|
|
|
|
sdram_base = uncached(EBI_SDRAM_BASE);
|
|
|
|
expected_size = sdram_init(sdram_base, &sdram_config);
|
|
actual_size = get_ram_size(sdram_base, expected_size);
|
|
|
|
if (expected_size != actual_size)
|
|
printf("Warning: Only %lu of %lu MiB SDRAM is working\n",
|
|
actual_size >> 20, expected_size >> 20);
|
|
|
|
return actual_size;
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
gd->bd->bi_phy_id[0] = 0x01;
|
|
gd->bd->bi_phy_id[1] = 0x03;
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_NET
|
|
int board_eth_init(bd_t *bi)
|
|
{
|
|
macb_eth_initialize(0, (void *)ATMEL_BASE_MACB0, bi->bi_phy_id[0]);
|
|
macb_eth_initialize(1, (void *)ATMEL_BASE_MACB1, bi->bi_phy_id[1]);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
/* SPI chip select control */
|
|
#ifdef CONFIG_ATMEL_SPI
|
|
#include <spi.h>
|
|
|
|
#define ATNGW100_DATAFLASH_CS_PIN GPIO_PIN_PA(3)
|
|
|
|
int spi_cs_is_valid(unsigned int bus, unsigned int cs)
|
|
{
|
|
return bus == 0 && cs == 0;
|
|
}
|
|
|
|
void spi_cs_activate(struct spi_slave *slave)
|
|
{
|
|
gpio_set_value(ATNGW100_DATAFLASH_CS_PIN, 0);
|
|
}
|
|
|
|
void spi_cs_deactivate(struct spi_slave *slave)
|
|
{
|
|
gpio_set_value(ATNGW100_DATAFLASH_CS_PIN, 1);
|
|
}
|
|
#endif /* CONFIG_ATMEL_SPI */
|