mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
f3acb02386
the DRAM Controller in i.MX8MP will support a feature called "Inline ECC". This is supported for all 3 supported DRAM technologies (LPDDR4, DDR4 and DDR3L). When this feature is enabled by software, the DRAM Controller reserves 12.5% of DRAM capacity for ECC information, and presents only the non-ECC portion (lower 87.5% of the installed capacity of DRAM) to the rest of the SoC. The DRAM memory can be divided into 8 regions so that if a use case only requires ECC protection on a subset of memory, then only that subset of memory need support inline ECC. If this occurs, then there is no performance penalty accessing the non-ECC-protected memory (no need to access ECC for this portion of the memory map). This is all configured with the DRAM Controller. Signed-off-by: Sherry Sun <sherry.sun@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
39 lines
906 B
Text
39 lines
906 B
Text
menu "i.MX8M DDR controllers"
|
|
depends on ARCH_IMX8M
|
|
|
|
config IMX8M_DRAM
|
|
bool "imx8m dram"
|
|
|
|
config IMX8M_LPDDR4
|
|
bool "imx8m lpddr4"
|
|
select IMX8M_DRAM
|
|
help
|
|
Select the i.MX8M LPDDR4 driver support on i.MX8M SOC.
|
|
|
|
config IMX8M_DDR4
|
|
bool "imx8m ddr4"
|
|
select IMX8M_DRAM
|
|
help
|
|
Select the i.MX8M DDR4 driver support on i.MX8M SOC.
|
|
|
|
config IMX8M_DDR3L
|
|
bool "imx8m ddr3l"
|
|
select IMX8M_DRAM
|
|
help
|
|
Select the i.MX8M DDR3L driver support on i.MX8M SOC.
|
|
|
|
config SAVED_DRAM_TIMING_BASE
|
|
hex "Define the base address for saved dram timing"
|
|
help
|
|
after DRAM is trained, need to save the dram related timming
|
|
info into memory for low power use. OCRAM_S is used for this
|
|
purpose on i.MX8MM.
|
|
default 0x180000
|
|
|
|
config IMX8M_DRAM_INLINE_ECC
|
|
bool "imx8mp inline ECC"
|
|
depends on IMX8MP && IMX8M_LPDDR4
|
|
help
|
|
Select this config if you want to use inline ecc feature for
|
|
imx8mp-evk board.
|
|
endmenu
|