mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 01:19:49 +00:00
4a18d23039
[backport from linux commit 2626cf67f20b28446dfc3a5b9493dd535cdb747b]
According to the "Clock Root" table of the reference manual (document
IMX8MNRM Rev 2, 07/2022):
Clock Root offset Source Select (CCM_TARGET_ROOTn[MUX])
... ... ...
ENET_PHY_REF_CLK_ROOT 0xAA80 000 - 24M_REF_CLK
001 - SYSTEM_PLL2_DIV20
010 - SYSTEM_PLL2_DIV8
011 - SYSTEM_PLL2_DIV5
100 - SYSTEM_PLL2_DIV2
101 - AUDIO_PLL1_CLK
110 - VIDEO_PLL_CLK
111 - AUDIO_PLL2_CLK
... ... ...
while the imx8mn_enet_phy_sels list didn't contained audio_pll1_out for
source select bits 101b.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
Acked-by: Sean Anderson <seanga2@gmail.com>
Link: https://lore.kernel.org/r/20221219113127.528282-4-dario.binacchi@amarulasolutions.com
|
||
|---|---|---|
| .. | ||
| clk-composite-8m.c | ||
| clk-gate2.c | ||
| clk-imx6q.c | ||
| clk-imx8.c | ||
| clk-imx8.h | ||
| clk-imx8mm.c | ||
| clk-imx8mn.c | ||
| clk-imx8mp.c | ||
| clk-imx8mq.c | ||
| clk-imx8qm.c | ||
| clk-imx8qxp.c | ||
| clk-imxrt1020.c | ||
| clk-imxrt1050.c | ||
| clk-imxrt1170.c | ||
| clk-pfd.c | ||
| clk-pll14xx.c | ||
| clk-pllv3.c | ||
| clk.h | ||
| Kconfig | ||
| Makefile | ||