mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 08:59:33 +00:00
3820020299
Since 0dba45864b ("arm: Init the debug UART") ,
the debug_uart_init is now called from crt.S
It's no longer required to call it from the board file.
With the current code, the banned <debug_uart> is printed twice:
<debug_uart>
<debug_uart>
U-Boot 2022.07-rc4-00089-gee3d158fa8 (Jun 08 2022 - 17:39:29 +0300)
Remove all calls from board_early_init_f .
Suggested-by: Balamanikandan Gunasundar <Balamanikandan.Gunasundar@microchip.com>
Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com>
198 lines
5 KiB
C
198 lines
5 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <debug_uart.h>
|
|
#include <init.h>
|
|
#include <vsprintf.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/arch/at91sam9rl.h>
|
|
#include <asm/arch/at91sam9rl_matrix.h>
|
|
#include <asm/arch/at91sam9_smc.h>
|
|
#include <asm/arch/at91_common.h>
|
|
#include <asm/arch/at91_rstc.h>
|
|
#include <asm/arch/clk.h>
|
|
#include <asm/arch/gpio.h>
|
|
|
|
#include <lcd.h>
|
|
#include <atmel_lcdc.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
/*
|
|
* Miscelaneous platform dependent initialisations
|
|
*/
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
static void at91sam9rlek_nand_hw_init(void)
|
|
{
|
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
|
|
struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
|
|
unsigned long csa;
|
|
|
|
/* Enable CS3 */
|
|
csa = readl(&matrix->ebicsa);
|
|
csa |= AT91_MATRIX_CS3A_SMC_SMARTMEDIA;
|
|
|
|
writel(csa, &matrix->ebicsa);
|
|
|
|
/* Configure SMC CS3 for NAND/SmartMedia */
|
|
writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(0) |
|
|
AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(0),
|
|
&smc->cs[3].setup);
|
|
writel(AT91_SMC_PULSE_NWE(3) | AT91_SMC_PULSE_NCS_WR(3) |
|
|
AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(3),
|
|
&smc->cs[3].pulse);
|
|
writel(AT91_SMC_CYCLE_NWE(5) | AT91_SMC_CYCLE_NRD(5),
|
|
&smc->cs[3].cycle);
|
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
|
AT91_SMC_MODE_EXNW_DISABLE |
|
|
#ifdef CONFIG_SYS_NAND_DBW_16
|
|
AT91_SMC_MODE_DBW_16 |
|
|
#else /* CONFIG_SYS_NAND_DBW_8 */
|
|
AT91_SMC_MODE_DBW_8 |
|
|
#endif
|
|
AT91_SMC_MODE_TDF_CYCLE(2),
|
|
&smc->cs[3].mode);
|
|
|
|
at91_periph_clk_enable(ATMEL_ID_PIOD);
|
|
|
|
/* Configure RDY/BSY */
|
|
at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1);
|
|
|
|
/* Enable NandFlash */
|
|
at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
|
|
|
|
at91_set_A_periph(AT91_PIN_PB4, 0); /* NANDOE */
|
|
at91_set_A_periph(AT91_PIN_PB5, 0); /* NANDWE */
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_LCD
|
|
vidinfo_t panel_info = {
|
|
.vl_col = 240,
|
|
.vl_row = 320,
|
|
.vl_clk = 4965000,
|
|
.vl_sync = ATMEL_LCDC_INVLINE_INVERTED |
|
|
ATMEL_LCDC_INVFRAME_INVERTED,
|
|
.vl_bpix = 3,
|
|
.vl_tft = 1,
|
|
.vl_hsync_len = 5,
|
|
.vl_left_margin = 1,
|
|
.vl_right_margin = 33,
|
|
.vl_vsync_len = 1,
|
|
.vl_upper_margin = 1,
|
|
.vl_lower_margin = 0,
|
|
.mmio = ATMEL_BASE_LCDC,
|
|
};
|
|
|
|
void lcd_enable(void)
|
|
{
|
|
at91_set_gpio_value(AT91_PIN_PA30, 0); /* power up */
|
|
}
|
|
|
|
void lcd_disable(void)
|
|
{
|
|
at91_set_gpio_value(AT91_PIN_PA30, 1); /* power down */
|
|
}
|
|
static void at91sam9rlek_lcd_hw_init(void)
|
|
{
|
|
at91_set_B_periph(AT91_PIN_PC1, 0); /* LCDPWR */
|
|
at91_set_A_periph(AT91_PIN_PC5, 0); /* LCDHSYNC */
|
|
at91_set_A_periph(AT91_PIN_PC6, 0); /* LCDDOTCK */
|
|
at91_set_A_periph(AT91_PIN_PC7, 0); /* LCDDEN */
|
|
at91_set_A_periph(AT91_PIN_PC3, 0); /* LCDCC */
|
|
at91_set_B_periph(AT91_PIN_PC9, 0); /* LCDD3 */
|
|
at91_set_B_periph(AT91_PIN_PC10, 0); /* LCDD4 */
|
|
at91_set_B_periph(AT91_PIN_PC11, 0); /* LCDD5 */
|
|
at91_set_B_periph(AT91_PIN_PC12, 0); /* LCDD6 */
|
|
at91_set_B_periph(AT91_PIN_PC13, 0); /* LCDD7 */
|
|
at91_set_B_periph(AT91_PIN_PC15, 0); /* LCDD11 */
|
|
at91_set_B_periph(AT91_PIN_PC16, 0); /* LCDD12 */
|
|
at91_set_B_periph(AT91_PIN_PC17, 0); /* LCDD13 */
|
|
at91_set_B_periph(AT91_PIN_PC18, 0); /* LCDD14 */
|
|
at91_set_B_periph(AT91_PIN_PC19, 0); /* LCDD15 */
|
|
at91_set_B_periph(AT91_PIN_PC20, 0); /* LCDD18 */
|
|
at91_set_B_periph(AT91_PIN_PC21, 0); /* LCDD19 */
|
|
at91_set_B_periph(AT91_PIN_PC22, 0); /* LCDD20 */
|
|
at91_set_B_periph(AT91_PIN_PC23, 0); /* LCDD21 */
|
|
at91_set_B_periph(AT91_PIN_PC24, 0); /* LCDD22 */
|
|
at91_set_B_periph(AT91_PIN_PC25, 0); /* LCDD23 */
|
|
|
|
at91_periph_clk_enable(ATMEL_ID_LCDC);
|
|
}
|
|
|
|
#ifdef CONFIG_LCD_INFO
|
|
#include <nand.h>
|
|
#include <version.h>
|
|
|
|
void lcd_show_board_info(void)
|
|
{
|
|
ulong dram_size, nand_size;
|
|
int i;
|
|
char temp[32];
|
|
|
|
lcd_printf ("%s\n", U_BOOT_VERSION);
|
|
lcd_printf ("(C) 2008 ATMEL Corp\n");
|
|
lcd_printf ("at91support@atmel.com\n");
|
|
lcd_printf ("%s CPU at %s MHz\n",
|
|
ATMEL_CPU_NAME,
|
|
strmhz(temp, get_cpu_clk_rate()));
|
|
|
|
dram_size = 0;
|
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++)
|
|
dram_size += gd->bd->bi_dram[i].size;
|
|
nand_size = 0;
|
|
for (i = 0; i < CONFIG_SYS_MAX_NAND_DEVICE; i++)
|
|
nand_size += get_nand_dev_by_index(i)->size;
|
|
lcd_printf (" %ld MB SDRAM, %ld MB NAND\n",
|
|
dram_size >> 20,
|
|
nand_size >> 20 );
|
|
}
|
|
#endif /* CONFIG_LCD_INFO */
|
|
#endif
|
|
|
|
#ifdef CONFIG_DEBUG_UART_BOARD_INIT
|
|
void board_debug_uart_init(void)
|
|
{
|
|
at91_seriald_hw_init();
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
int board_early_init_f(void)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int board_init(void)
|
|
{
|
|
/* arch number of AT91SAM9RLEK-Board */
|
|
gd->bd->bi_arch_number = MACH_TYPE_AT91SAM9RLEK;
|
|
/* adress of boot parameters */
|
|
gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
at91sam9rlek_nand_hw_init();
|
|
#endif
|
|
#ifdef CONFIG_LCD
|
|
at91sam9rlek_lcd_hw_init();
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = get_ram_size(
|
|
(void *)CONFIG_SYS_SDRAM_BASE,
|
|
CONFIG_SYS_SDRAM_SIZE);
|
|
return 0;
|
|
}
|