mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 23:47:24 +00:00
27e1b5ee9b
Sync the rk3328 DTs and associated bits from 5.14-rc1. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
40 lines
646 B
Text
40 lines
646 B
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2018-2019 Rockchip Electronics Co., Ltd
|
|
* (C) Copyright 2020 David Bauer
|
|
*/
|
|
|
|
#include "rk3328-u-boot.dtsi"
|
|
#include "rk3328-sdram-ddr4-666.dtsi"
|
|
/ {
|
|
chosen {
|
|
u-boot,spl-boot-order = "same-as-spl", &sdmmc, &emmc;
|
|
};
|
|
};
|
|
|
|
&gpio0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pinctrl {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&sdmmc0m1_pin {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&pcfg_pull_up_4ma {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
/* Need this and all the pinctrl/gpio stuff above to set pinmux */
|
|
&vcc_sd {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&gmac2io {
|
|
snps,reset-gpio = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
snps,reset-active-low;
|
|
snps,reset-delays-us = <0 10000 50000>;
|
|
};
|