mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-09-29 10:52:09 +00:00
65cc0e2a65
The rest of the unmigrated CONFIG symbols in the CONFIG_SYS namespace do not easily transition to Kconfig. In many cases they likely should come from the device tree instead. Move these out of CONFIG namespace and in to CFG namespace. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
102 lines
2.7 KiB
C
102 lines
2.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* MCF5282 Internal Memory Map
|
|
*
|
|
* Copyright (c) 2003 Josef Baumgartner <josef.baumgartner@telex.de>
|
|
*/
|
|
|
|
#ifndef __IMMAP_5282__
|
|
#define __IMMAP_5282__
|
|
|
|
#define MMAP_SCM (CFG_SYS_MBAR + 0x00000000)
|
|
#define MMAP_SDRAMC (CFG_SYS_MBAR + 0x00000040)
|
|
#define MMAP_FBCS (CFG_SYS_MBAR + 0x00000080)
|
|
#define MMAP_DMA0 (CFG_SYS_MBAR + 0x00000100)
|
|
#define MMAP_DMA1 (CFG_SYS_MBAR + 0x00000140)
|
|
#define MMAP_DMA2 (CFG_SYS_MBAR + 0x00000180)
|
|
#define MMAP_DMA3 (CFG_SYS_MBAR + 0x000001C0)
|
|
#define MMAP_UART0 (CFG_SYS_MBAR + 0x00000200)
|
|
#define MMAP_UART1 (CFG_SYS_MBAR + 0x00000240)
|
|
#define MMAP_UART2 (CFG_SYS_MBAR + 0x00000280)
|
|
#define MMAP_I2C (CFG_SYS_MBAR + 0x00000300)
|
|
#define MMAP_QSPI (CFG_SYS_MBAR + 0x00000340)
|
|
#define MMAP_DTMR0 (CFG_SYS_MBAR + 0x00000400)
|
|
#define MMAP_DTMR1 (CFG_SYS_MBAR + 0x00000440)
|
|
#define MMAP_DTMR2 (CFG_SYS_MBAR + 0x00000480)
|
|
#define MMAP_DTMR3 (CFG_SYS_MBAR + 0x000004C0)
|
|
#define MMAP_INTC0 (CFG_SYS_MBAR + 0x00000C00)
|
|
#define MMAP_INTC1 (CFG_SYS_MBAR + 0x00000D00)
|
|
#define MMAP_INTCACK (CFG_SYS_MBAR + 0x00000F00)
|
|
#define MMAP_FEC (CFG_SYS_MBAR + 0x00001000)
|
|
#define MMAP_FECFIFO (CFG_SYS_MBAR + 0x00001400)
|
|
#define MMAP_GPIO (CFG_SYS_MBAR + 0x00100000)
|
|
#define MMAP_CCM (CFG_SYS_MBAR + 0x00110000)
|
|
#define MMAP_PLL (CFG_SYS_MBAR + 0x00120000)
|
|
#define MMAP_EPORT (CFG_SYS_MBAR + 0x00130000)
|
|
#define MMAP_WDOG (CFG_SYS_MBAR + 0x00140000)
|
|
#define MMAP_PIT0 (CFG_SYS_MBAR + 0x00150000)
|
|
#define MMAP_PIT1 (CFG_SYS_MBAR + 0x00160000)
|
|
#define MMAP_PIT2 (CFG_SYS_MBAR + 0x00170000)
|
|
#define MMAP_PIT3 (CFG_SYS_MBAR + 0x00180000)
|
|
#define MMAP_QADC (CFG_SYS_MBAR + 0x00190000)
|
|
#define MMAP_GPTMRA (CFG_SYS_MBAR + 0x001A0000)
|
|
#define MMAP_GPTMRB (CFG_SYS_MBAR + 0x001B0000)
|
|
#define MMAP_CAN (CFG_SYS_MBAR + 0x001C0000)
|
|
#define MMAP_CFMC (CFG_SYS_MBAR + 0x001D0000)
|
|
#define MMAP_CFMMEM (CFG_SYS_MBAR + 0x04000000)
|
|
|
|
#include <asm/coldfire/eport.h>
|
|
#include <asm/coldfire/flexbus.h>
|
|
#include <asm/coldfire/flexcan.h>
|
|
#include <asm/coldfire/intctrl.h>
|
|
#include <asm/coldfire/qspi.h>
|
|
|
|
/* System Control Module */
|
|
typedef struct scm_ctrl {
|
|
u32 ipsbar;
|
|
u32 res1;
|
|
u32 rambar;
|
|
u32 res2;
|
|
u8 crsr;
|
|
u8 cwcr;
|
|
u8 lpicr;
|
|
u8 cwsr;
|
|
u32 res3;
|
|
u8 mpark;
|
|
u8 res4[3];
|
|
u8 pacr0;
|
|
u8 pacr1;
|
|
u8 pacr2;
|
|
u8 pacr3;
|
|
u8 pacr4;
|
|
u8 res5;
|
|
u8 pacr5;
|
|
u8 pacr6;
|
|
u8 pacr7;
|
|
u8 res6;
|
|
u8 pacr8;
|
|
u8 res7;
|
|
u8 gpacr0;
|
|
u8 gpacr1;
|
|
u16 res8;
|
|
} scm_t;
|
|
|
|
typedef struct canex_ctrl {
|
|
can_msg_t msg[16]; /* 0x00 Message Buffer 0-15 */
|
|
} canex_t;
|
|
|
|
/* Clock Module registers */
|
|
typedef struct pll_ctrl {
|
|
u16 syncr; /* 0x00 synthesizer control register */
|
|
u16 synsr; /* 0x02 synthesizer status register */
|
|
} pll_t;
|
|
|
|
/* Watchdog registers */
|
|
typedef struct wdog_ctrl {
|
|
ushort wcr;
|
|
ushort wmr;
|
|
ushort wcntr;
|
|
ushort wsr;
|
|
} wdog_t;
|
|
|
|
#endif /* __IMMAP_5282__ */
|