mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 18:28:55 +00:00
e7356f08e9
Since commit dffdb1f8eb ("board: ti: am64x: Use fdt functions
for ram and bank init") ddr_init() and dram_bank_init() have
switched to fdtdec for getting the memory configuration from
the am64xx dts files instead of using hardcoded values. This
requires an accessible memory node in SPL as we already have
in k3-am642-r5-evm.dts.
Make the memory node accessible in A53 SPL for both am642-sk
and am642-evm and in am642-sk R5 SPL.
Signed-off-by: Georgi Vlaev <g-vlaev@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
240 lines
3.6 KiB
Text
240 lines
3.6 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &timer1;
|
|
};
|
|
|
|
aliases {
|
|
mmc1 = &sdhci1;
|
|
};
|
|
|
|
memory@80000000 {
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&cbass_main{
|
|
u-boot,dm-spl;
|
|
timer1: timer@2400000 {
|
|
compatible = "ti,omap5430-timer";
|
|
reg = <0x0 0x2400000 0x0 0x80>;
|
|
ti,timer-alwon;
|
|
clock-frequency = <200000000>;
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&main_conf {
|
|
u-boot,dm-spl;
|
|
chipid@14 {
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
u-boot,dm-spl;
|
|
main_i2c0_pins_default: main-i2c0-pins-default {
|
|
u-boot,dm-spl;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0260, PIN_INPUT_PULLUP, 0) /* (A18) I2C0_SCL */
|
|
AM64X_IOPAD(0x0264, PIN_INPUT_PULLUP, 0) /* (B18) I2C0_SDA */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_i2c0 {
|
|
u-boot,dm-spl;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_i2c0_pins_default>;
|
|
clock-frequency = <400000>;
|
|
|
|
tps65219: pmic@30 {
|
|
compatible = "ti,tps65219";
|
|
reg = <0x30>;
|
|
|
|
regulators {
|
|
buck1_reg: buck1 {
|
|
regulator-name = "VDD_CORE";
|
|
regulator-min-microvolt = <750000>;
|
|
regulator-max-microvolt = <750000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck2_reg: buck2 {
|
|
regulator-name = "VCC1V8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck3_reg: buck3 {
|
|
regulator-name = "VDD_LPDDR4";
|
|
regulator-min-microvolt = <1100000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo1_reg: ldo1 {
|
|
regulator-name = "VDDSHV_SD_IO_PMIC";
|
|
regulator-min-microvolt = <33000000>;
|
|
regulator-max-microvolt = <33000000>;
|
|
};
|
|
|
|
ldo2_reg: ldo2 {
|
|
regulator-name = "VDDAR_CORE";
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo3_reg: ldo3 {
|
|
regulator-name = "VDDA_1V8";
|
|
regulator-min-microvolt = <18000000>;
|
|
regulator-max-microvolt = <18000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo4_reg: ldo4 {
|
|
regulator-name = "VDD_PHY_2V5";
|
|
regulator-min-microvolt = <25000000>;
|
|
regulator-max-microvolt = <25000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&main_uart0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&dmss {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&dmsc {
|
|
u-boot,dm-spl;
|
|
k3_sysreset: sysreset-controller {
|
|
compatible = "ti,sci-sysreset";
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&k3_pds {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&k3_clks {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&k3_reset {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&sdhci0 {
|
|
status = "disabled";
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&sdhci1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&main_mmc1_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&cpsw3g {
|
|
reg = <0x0 0x8000000 0x0 0x200000>,
|
|
<0x0 0x43000200 0x0 0x8>;
|
|
reg-names = "cpsw_nuss", "mac_efuse";
|
|
/delete-property/ ranges;
|
|
u-boot,dm-spl;
|
|
|
|
cpsw-phy-sel@04044 {
|
|
compatible = "ti,am64-phy-gmii-sel";
|
|
reg = <0x0 0x43004044 0x0 0x8>;
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
ethernet-ports {
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&cpsw_port2 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&main_bcdma {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&main_pktdma {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&rgmii1_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&rgmii2_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&mdio1_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&cpsw3g_phy1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&main_usb0_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&serdes_ln_ctrl {
|
|
u-boot,mux-autoprobe;
|
|
};
|
|
|
|
&usbss0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&usb0 {
|
|
dr_mode = "host";
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&serdes_wiz0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&serdes0_usb_link {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&serdes0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&serdes_refclk {
|
|
u-boot,dm-spl;
|
|
};
|