mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
5602330df0
Build an SPL which can be started via SCIF download mode on R-Car Gen3 and allows loading and executing U-Boot uImage with the next stage code. This is also useful for starting e.g. ATF BL2, which inits the hardware and returns to the U-Boot SPL, which can then load e.g. U-Boot proper. The H3, M3-W, M3-N SoCs have plenty of SRAM for storing the U-Boot SPL while the payload, e.g. ATF BL2, executes, so there is no problem here. However, E3 and D3 have much less SRAM, hence the loader uses a trick where it copies itself beyond the area used by BL2 and executes from there. That area is 32kiB large and not enough to hold U-Boot SPL, BSS, stack and malloc area, so the later two are placed at +0x4000 offset from start of SRAM, another area not used by ATF BL2. To make things even more complicated, the SCIF loader cannot load to the upper 32kiB of the SRAM directly, hence the copying approach. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
69 lines
1.6 KiB
Text
69 lines
1.6 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_RMOBILE=y
|
|
CONFIG_SYS_TEXT_BASE=0x50000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_RCAR_GEN3=y
|
|
CONFIG_TARGET_DRAAK=y
|
|
CONFIG_SMBIOS_PRODUCT_NAME=""
|
|
CONFIG_FIT=y
|
|
# CONFIG_ARCH_FIXUP_FDT_MEMORY is not set
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="root=/dev/nfs rw nfsroot=192.168.0.1:/export/rfs ip=192.168.0.20"
|
|
CONFIG_SUPPORT_RAW_INITRD=y
|
|
CONFIG_DEFAULT_FDT_FILE="r8a77995-draak.dtb"
|
|
CONFIG_VERSION_VARIABLE=y
|
|
CONFIG_SPL_TEXT_BASE=0xe6318000
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_CMD_EXT4=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_CMD_FS_GENERIC=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="r8a77995-draak-u-boot"
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SYSCON=y
|
|
CONFIG_CLK=y
|
|
CONFIG_CLK_RENESAS=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_RCAR_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SYS_I2C_RCAR_IIC=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_MMC_IO_VOLTAGE=y
|
|
CONFIG_MMC_UHS_SUPPORT=y
|
|
CONFIG_MMC_HS200_SUPPORT=y
|
|
CONFIG_RENESAS_SDHI=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_MTD_DEVICE=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_CFI_FLASH=y
|
|
CONFIG_FLASH_CFI_MTD=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_RENESAS_RPC_HF=y
|
|
CONFIG_PHY_MICREL=y
|
|
CONFIG_PHY_MICREL_KSZ90X1=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_RENESAS_RAVB=y
|
|
CONFIG_DM_REGULATOR=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
CONFIG_SCIF_CONSOLE=y
|
|
CONFIG_USB=y
|
|
CONFIG_DM_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_EHCI_HCD=y
|
|
CONFIG_USB_EHCI_GENERIC=y
|
|
CONFIG_USB_STORAGE=y
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|
|
CONFIG_SMBIOS_MANUFACTURER=""
|