mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
207 lines
7.4 KiB
C
207 lines
7.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Freescale i.MX23 CLKCTRL Register Definitions
|
|
*
|
|
* Copyright (C) 2012 Marek Vasut <marek.vasut@gmail.com>
|
|
* on behalf of DENX Software Engineering GmbH
|
|
*
|
|
* Based on code from LTIB:
|
|
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
#ifndef __MX23_REGS_CLKCTRL_H__
|
|
#define __MX23_REGS_CLKCTRL_H__
|
|
|
|
#include <asm/mach-imx/regs-common.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct mxs_clkctrl_regs {
|
|
mxs_reg_32(hw_clkctrl_pll0ctrl0) /* 0x00 */
|
|
uint32_t hw_clkctrl_pll0ctrl1; /* 0x10 */
|
|
uint32_t reserved_pll0ctrl1[3]; /* 0x14-0x1c */
|
|
mxs_reg_32(hw_clkctrl_cpu) /* 0x20 */
|
|
mxs_reg_32(hw_clkctrl_hbus) /* 0x30 */
|
|
mxs_reg_32(hw_clkctrl_xbus) /* 0x40 */
|
|
mxs_reg_32(hw_clkctrl_xtal) /* 0x50 */
|
|
mxs_reg_32(hw_clkctrl_pix) /* 0x60 */
|
|
mxs_reg_32(hw_clkctrl_ssp0) /* 0x70 */
|
|
mxs_reg_32(hw_clkctrl_gpmi) /* 0x80 */
|
|
mxs_reg_32(hw_clkctrl_spdif) /* 0x90 */
|
|
mxs_reg_32(hw_clkctrl_emi) /* 0xa0 */
|
|
|
|
uint32_t reserved1[4];
|
|
|
|
mxs_reg_32(hw_clkctrl_saif0) /* 0xc0 */
|
|
mxs_reg_32(hw_clkctrl_tv) /* 0xd0 */
|
|
mxs_reg_32(hw_clkctrl_etm) /* 0xe0 */
|
|
mxs_reg_8(hw_clkctrl_frac0) /* 0xf0 */
|
|
mxs_reg_8(hw_clkctrl_frac1) /* 0x100 */
|
|
mxs_reg_32(hw_clkctrl_clkseq) /* 0x110 */
|
|
mxs_reg_32(hw_clkctrl_reset) /* 0x120 */
|
|
mxs_reg_32(hw_clkctrl_status) /* 0x130 */
|
|
mxs_reg_32(hw_clkctrl_version) /* 0x140 */
|
|
};
|
|
#endif
|
|
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_MASK (0x3 << 28)
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_OFFSET 28
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_DEFAULT (0x0 << 28)
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_TIMES_2 (0x1 << 28)
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_TIMES_05 (0x2 << 28)
|
|
#define CLKCTRL_PLL0CTRL0_LFR_SEL_UNDEFINED (0x3 << 28)
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_MASK (0x3 << 24)
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_OFFSET 24
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_DEFAULT (0x0 << 24)
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_TIMES_2 (0x1 << 24)
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_TIMES_05 (0x2 << 24)
|
|
#define CLKCTRL_PLL0CTRL0_CP_SEL_UNDEFINED (0x3 << 24)
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_MASK (0x3 << 20)
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_OFFSET 20
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_DEFAULT (0x0 << 20)
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_LOWER (0x1 << 20)
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_LOWEST (0x2 << 20)
|
|
#define CLKCTRL_PLL0CTRL0_DIV_SEL_UNDEFINED (0x3 << 20)
|
|
#define CLKCTRL_PLL0CTRL0_EN_USB_CLKS (1 << 18)
|
|
#define CLKCTRL_PLL0CTRL0_POWER (1 << 16)
|
|
|
|
#define CLKCTRL_PLL0CTRL1_LOCK (1 << 31)
|
|
#define CLKCTRL_PLL0CTRL1_FORCE_LOCK (1 << 30)
|
|
#define CLKCTRL_PLL0CTRL1_LOCK_COUNT_MASK 0xffff
|
|
#define CLKCTRL_PLL0CTRL1_LOCK_COUNT_OFFSET 0
|
|
|
|
#define CLKCTRL_CPU_BUSY_REF_XTAL (1 << 29)
|
|
#define CLKCTRL_CPU_BUSY_REF_CPU (1 << 28)
|
|
#define CLKCTRL_CPU_DIV_XTAL_FRAC_EN (1 << 26)
|
|
#define CLKCTRL_CPU_DIV_XTAL_MASK (0x3ff << 16)
|
|
#define CLKCTRL_CPU_DIV_XTAL_OFFSET 16
|
|
#define CLKCTRL_CPU_INTERRUPT_WAIT (1 << 12)
|
|
#define CLKCTRL_CPU_DIV_CPU_FRAC_EN (1 << 10)
|
|
#define CLKCTRL_CPU_DIV_CPU_MASK 0x3f
|
|
#define CLKCTRL_CPU_DIV_CPU_OFFSET 0
|
|
|
|
#define CLKCTRL_HBUS_BUSY (1 << 29)
|
|
#define CLKCTRL_HBUS_DCP_AS_ENABLE (1 << 28)
|
|
#define CLKCTRL_HBUS_PXP_AS_ENABLE (1 << 27)
|
|
#define CLKCTRL_HBUS_APBHDMA_AS_ENABLE (1 << 26)
|
|
#define CLKCTRL_HBUS_APBXDMA_AS_ENABLE (1 << 25)
|
|
#define CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE (1 << 24)
|
|
#define CLKCTRL_HBUS_TRAFFIC_AS_ENABLE (1 << 23)
|
|
#define CLKCTRL_HBUS_CPU_DATA_AS_ENABLE (1 << 22)
|
|
#define CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE (1 << 21)
|
|
#define CLKCTRL_HBUS_AUTO_SLOW_MODE (1 << 20)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_MASK (0x7 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_OFFSET 16
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY1 (0x0 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY2 (0x1 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY4 (0x2 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY8 (0x3 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY16 (0x4 << 16)
|
|
#define CLKCTRL_HBUS_SLOW_DIV_BY32 (0x5 << 16)
|
|
#define CLKCTRL_HBUS_DIV_FRAC_EN (1 << 5)
|
|
#define CLKCTRL_HBUS_DIV_MASK 0x1f
|
|
#define CLKCTRL_HBUS_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_XBUS_BUSY (1 << 31)
|
|
#define CLKCTRL_XBUS_DIV_FRAC_EN (1 << 10)
|
|
#define CLKCTRL_XBUS_DIV_MASK 0x3ff
|
|
#define CLKCTRL_XBUS_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_XTAL_UART_CLK_GATE (1 << 31)
|
|
#define CLKCTRL_XTAL_FILT_CLK24M_GATE (1 << 30)
|
|
#define CLKCTRL_XTAL_PWM_CLK24M_GATE (1 << 29)
|
|
#define CLKCTRL_XTAL_DRI_CLK24M_GATE (1 << 28)
|
|
#define CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE (1 << 27)
|
|
#define CLKCTRL_XTAL_TIMROT_CLK32K_GATE (1 << 26)
|
|
#define CLKCTRL_XTAL_DIV_UART_MASK 0x3
|
|
#define CLKCTRL_XTAL_DIV_UART_OFFSET 0
|
|
|
|
#define CLKCTRL_PIX_CLKGATE (1 << 31)
|
|
#define CLKCTRL_PIX_BUSY (1 << 29)
|
|
#define CLKCTRL_PIX_DIV_FRAC_EN (1 << 12)
|
|
#define CLKCTRL_PIX_DIV_MASK 0xfff
|
|
#define CLKCTRL_PIX_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_SSP_CLKGATE (1 << 31)
|
|
#define CLKCTRL_SSP_BUSY (1 << 29)
|
|
#define CLKCTRL_SSP_DIV_FRAC_EN (1 << 9)
|
|
#define CLKCTRL_SSP_DIV_MASK 0x1ff
|
|
#define CLKCTRL_SSP_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_GPMI_CLKGATE (1 << 31)
|
|
#define CLKCTRL_GPMI_BUSY (1 << 29)
|
|
#define CLKCTRL_GPMI_DIV_FRAC_EN (1 << 10)
|
|
#define CLKCTRL_GPMI_DIV_MASK 0x3ff
|
|
#define CLKCTRL_GPMI_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_SPDIF_CLKGATE (1 << 31)
|
|
|
|
#define CLKCTRL_EMI_CLKGATE (1 << 31)
|
|
#define CLKCTRL_EMI_SYNC_MODE_EN (1 << 30)
|
|
#define CLKCTRL_EMI_BUSY_REF_XTAL (1 << 29)
|
|
#define CLKCTRL_EMI_BUSY_REF_EMI (1 << 28)
|
|
#define CLKCTRL_EMI_BUSY_REF_CPU (1 << 27)
|
|
#define CLKCTRL_EMI_BUSY_SYNC_MODE (1 << 26)
|
|
#define CLKCTRL_EMI_BUSY_DCC_RESYNC (1 << 17)
|
|
#define CLKCTRL_EMI_DCC_RESYNC_ENABLE (1 << 16)
|
|
#define CLKCTRL_EMI_DIV_XTAL_MASK (0xf << 8)
|
|
#define CLKCTRL_EMI_DIV_XTAL_OFFSET 8
|
|
#define CLKCTRL_EMI_DIV_EMI_MASK 0x3f
|
|
#define CLKCTRL_EMI_DIV_EMI_OFFSET 0
|
|
|
|
#define CLKCTRL_IR_CLKGATE (1 << 31)
|
|
#define CLKCTRL_IR_AUTO_DIV (1 << 29)
|
|
#define CLKCTRL_IR_IR_BUSY (1 << 28)
|
|
#define CLKCTRL_IR_IROV_BUSY (1 << 27)
|
|
#define CLKCTRL_IR_IROV_DIV_MASK (0x1ff << 16)
|
|
#define CLKCTRL_IR_IROV_DIV_OFFSET 16
|
|
#define CLKCTRL_IR_IR_DIV_MASK 0x3ff
|
|
#define CLKCTRL_IR_IR_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_SAIF0_CLKGATE (1 << 31)
|
|
#define CLKCTRL_SAIF0_BUSY (1 << 29)
|
|
#define CLKCTRL_SAIF0_DIV_FRAC_EN (1 << 16)
|
|
#define CLKCTRL_SAIF0_DIV_MASK 0xffff
|
|
#define CLKCTRL_SAIF0_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_TV_CLK_TV108M_GATE (1 << 31)
|
|
#define CLKCTRL_TV_CLK_TV_GATE (1 << 30)
|
|
|
|
#define CLKCTRL_ETM_CLKGATE (1 << 31)
|
|
#define CLKCTRL_ETM_BUSY (1 << 29)
|
|
#define CLKCTRL_ETM_DIV_FRAC_EN (1 << 6)
|
|
#define CLKCTRL_ETM_DIV_MASK 0x3f
|
|
#define CLKCTRL_ETM_DIV_OFFSET 0
|
|
|
|
#define CLKCTRL_FRAC_CLKGATE (1 << 7)
|
|
#define CLKCTRL_FRAC_STABLE (1 << 6)
|
|
#define CLKCTRL_FRAC_FRAC_MASK 0x3f
|
|
#define CLKCTRL_FRAC_FRAC_OFFSET 0
|
|
#define CLKCTRL_FRAC0_CPU 0
|
|
#define CLKCTRL_FRAC0_EMI 1
|
|
#define CLKCTRL_FRAC0_PIX 2
|
|
#define CLKCTRL_FRAC0_IO0 3
|
|
#define CLKCTRL_FRAC1_VID 3
|
|
|
|
#define CLKCTRL_CLKSEQ_BYPASS_ETM (1 << 8)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_CPU (1 << 7)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_EMI (1 << 6)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_SSP0 (1 << 5)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_GPMI (1 << 4)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_IR (1 << 3)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_PIX (1 << 1)
|
|
#define CLKCTRL_CLKSEQ_BYPASS_SAIF (1 << 0)
|
|
|
|
#define CLKCTRL_RESET_CHIP (1 << 1)
|
|
#define CLKCTRL_RESET_DIG (1 << 0)
|
|
|
|
#define CLKCTRL_STATUS_CPU_LIMIT_MASK (0x3 << 30)
|
|
#define CLKCTRL_STATUS_CPU_LIMIT_OFFSET 30
|
|
|
|
#define CLKCTRL_VERSION_MAJOR_MASK (0xff << 24)
|
|
#define CLKCTRL_VERSION_MAJOR_OFFSET 24
|
|
#define CLKCTRL_VERSION_MINOR_MASK (0xff << 16)
|
|
#define CLKCTRL_VERSION_MINOR_OFFSET 16
|
|
#define CLKCTRL_VERSION_STEP_MASK 0xffff
|
|
#define CLKCTRL_VERSION_STEP_OFFSET 0
|
|
|
|
#endif /* __MX23_REGS_CLKCTRL_H__ */
|