mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 18:59:44 +00:00
e88cfb07eb
Rename fsl-ls1028a-qds.dts to fsl-ls1028a-qds.dtsi so that it can be used as common device tree for lpuart and duart. Add lpuart device tree and duart device tree respectively for qds which are used with duart and lpuart console. Signed-off-by: Vabhav Sharma <vabhav.sharma@nxp.com> Signed-off-by: Yuantian Tang <andy.tang@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
186 lines
2.3 KiB
Text
186 lines
2.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* NXP ls1028AQDS device tree source
|
|
*
|
|
* Copyright 2019 NXP
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "fsl-ls1028a.dtsi"
|
|
|
|
/ {
|
|
model = "NXP Layerscape 1028a QDS Board";
|
|
compatible = "fsl,ls1028a-qds", "fsl,ls1028a";
|
|
aliases {
|
|
spi0 = &fspi;
|
|
};
|
|
|
|
};
|
|
|
|
&dspi0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dspi1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dspi2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&esdhc0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&esdhc1 {
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
&fspi {
|
|
status = "okay";
|
|
|
|
mt35xu02g0: flash@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "jedec,spi-nor";
|
|
spi-max-frequency = <50000000>;
|
|
reg = <0>;
|
|
spi-rx-bus-width = <8>;
|
|
spi-tx-bus-width = <1>;
|
|
};
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
u-boot,dm-pre-reloc;
|
|
|
|
fpga@66 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "simple-mfd";
|
|
reg = <0x66>;
|
|
|
|
mux-mdio@54 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "mdio-mux-i2creg";
|
|
reg = <0x54>;
|
|
#mux-control-cells = <1>;
|
|
mux-reg-masks = <0x54 0xf0>;
|
|
mdio-parent-bus = <&mdio0>;
|
|
|
|
/* on-board MDIO with a single RGMII PHY */
|
|
mdio@00 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x00>;
|
|
|
|
qds_phy0: phy@5 {
|
|
reg = <5>;
|
|
};
|
|
};
|
|
/* slot 1 */
|
|
slot1: mdio@40 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x40>;
|
|
};
|
|
/* slot 2 */
|
|
slot2: mdio@50 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x50>;
|
|
};
|
|
/* slot 3 */
|
|
slot3: mdio@60 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x60>;
|
|
};
|
|
/* slot 4 */
|
|
slot4: mdio@70 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x70>;
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c-mux@77 {
|
|
compatible = "nxp,pca9547";
|
|
reg = <0x77>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
|
|
rtc@51 {
|
|
compatible = "pcf2127-rtc";
|
|
reg = <0x51>;
|
|
};
|
|
};
|
|
|
|
&i2c2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c4 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c5 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c6 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c7 {
|
|
status = "okay";
|
|
};
|
|
|
|
&lpuart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sata {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&enetc1 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&qds_phy0>;
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
};
|