mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 18:41:03 +00:00
7924b499a2
Expand this to 4KB so that it is possible to add custom information to it. On Chromebooks this is used to pass verified-boot information. Signed-off-by: Simon Glass <sjg@chromium.org>
44 lines
1.4 KiB
C
44 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2019 Intel Corporation.
|
|
*
|
|
* Taken from coreboot intelblocks/nvs.h
|
|
* Copyright 2019 Google LLC
|
|
*/
|
|
|
|
#ifndef _INTEL_GNVS_H_
|
|
#define _INTEL_GNVS_H_
|
|
|
|
struct __packed acpi_global_nvs {
|
|
/* Miscellaneous */
|
|
u8 pcnt; /* 0x00 - Processor Count */
|
|
u8 ppcm; /* 0x01 - Max PPC State */
|
|
u8 lids; /* 0x02 - LID State */
|
|
u8 pwrs; /* 0x03 - AC Power State */
|
|
u8 dpte; /* 0x04 - Enable DPTF */
|
|
u32 cbmc; /* 0x05 - 0x08 - coreboot Memory Console */
|
|
u64 pm1i; /* 0x09 - 0x10 - System Wake Source - PM1 Index */
|
|
u64 gpei; /* 0x11 - 0x18 - GPE Wake Source */
|
|
u64 nhla; /* 0x19 - 0x20 - NHLT Address */
|
|
u32 nhll; /* 0x21 - 0x24 - NHLT Length */
|
|
u32 prt0; /* 0x25 - 0x28 - PERST_0 Address */
|
|
u8 scdp; /* 0x29 - SD_CD GPIO portid */
|
|
u8 scdo; /* 0x2a - GPIO pad offset relative to the community */
|
|
u8 uior; /* 0x2b - UART debug controller init on S3 resume */
|
|
u8 ecps; /* 0x2c - SGX Enabled status */
|
|
u64 emna; /* 0x2d - 0x34 EPC base address */
|
|
u64 elng; /* 0x35 - 0x3C EPC Length */
|
|
u8 unused1[0x100 - 0x3d]; /* Pad out to 256 bytes */
|
|
#ifdef CONFIG_CHROMEOS
|
|
/* ChromeOS-specific (0x100 - 0xfff) */
|
|
struct chromeos_acpi chromeos;
|
|
#else
|
|
u8 unused2[0x1000 - 0x100]; /* Pad out to 4096 bytes */
|
|
#endif
|
|
};
|
|
|
|
#ifdef CONFIG_CHROMEOS
|
|
check_member(acpi_global_nvs, chromeos, GNVS_CHROMEOS_ACPI_OFFSET);
|
|
#endif
|
|
|
|
#endif /* _INTEL_GNVS_H_ */
|