mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 11:18:28 +00:00
9f3183d2d6
There are two LS series processors are built on ARMv8 Layersacpe architecture currently, LS2085A and LS1043A. They are based on ARMv8 core although use different chassis, so create fsl-layerscape to refactor the common code for the LS series processors which also paves the way for adding LS1043A platform. Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: Hou Zhiqiang <B48286@freescale.com> Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
96 lines
3.1 KiB
C
96 lines
3.1 KiB
C
/*
|
|
* Copyright 2015, Freescale Semiconductor
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_ARMV8_FSL_LAYERSCAPE_CONFIG_H_
|
|
#define _ASM_ARMV8_FSL_LAYERSCAPE_CONFIG_H_
|
|
|
|
#include <fsl_ddrc_version.h>
|
|
|
|
#ifdef CONFIG_SYS_FSL_DDR4
|
|
#define CONFIG_SYS_FSL_DDRC_GEN4
|
|
#else
|
|
#define CONFIG_SYS_FSL_DDRC_ARM_GEN3 /* Enable Freescale ARM DDR3 driver */
|
|
#endif
|
|
#define CONFIG_SYS_FSL_DDR /* Freescale DDR driver */
|
|
#define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_5_0
|
|
|
|
#if defined(CONFIG_LS2085A)
|
|
#define CONFIG_MAX_CPUS 16
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 8
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 3
|
|
#define CONFIG_SYS_FSL_CLUSTER_CLOCKS { 1, 1, 4, 4 }
|
|
#define SRDS_MAX_LANES 8
|
|
#define CONFIG_SYS_FSL_SRDS_1
|
|
#define CONFIG_SYS_FSL_SRDS_2
|
|
#define CONFIG_SYS_PAGE_SIZE 0x10000
|
|
#define CONFIG_SYS_CACHELINE_SIZE 64
|
|
#ifndef L1_CACHE_BYTES
|
|
#define L1_CACHE_SHIFT 6
|
|
#define L1_CACHE_BYTES BIT(L1_CACHE_SHIFT)
|
|
#endif
|
|
|
|
#define CONFIG_SYS_FSL_OCRAM_BASE 0x18000000 /* initial RAM */
|
|
#define CONFIG_SYS_FSL_OCRAM_SIZE 0x00200000 /* 2M */
|
|
|
|
/* DDR */
|
|
#define CONFIG_SYS_FSL_DDR_LE
|
|
#define CONFIG_SYS_LS2_DDR_BLOCK1_SIZE ((phys_size_t)2 << 30)
|
|
#define CONFIG_MAX_MEM_MAPPED CONFIG_SYS_LS2_DDR_BLOCK1_SIZE
|
|
|
|
#define CONFIG_SYS_FSL_CCSR_GUR_LE
|
|
#define CONFIG_SYS_FSL_CCSR_SCFG_LE
|
|
#define CONFIG_SYS_FSL_ESDHC_LE
|
|
#define CONFIG_SYS_FSL_IFC_LE
|
|
|
|
#define CONFIG_SYS_MEMAC_LITTLE_ENDIAN
|
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
#define GICD_BASE 0x06000000
|
|
#define GICR_BASE 0x06100000
|
|
|
|
/* SMMU Defintions */
|
|
#define SMMU_BASE 0x05000000 /* GR0 Base */
|
|
|
|
/* Cache Coherent Interconnect */
|
|
#define CCI_MN_BASE 0x04000000
|
|
#define CCI_MN_RNF_NODEID_LIST 0x180
|
|
#define CCI_MN_DVM_DOMAIN_CTL 0x200
|
|
#define CCI_MN_DVM_DOMAIN_CTL_SET 0x210
|
|
|
|
#define CCI_RN_I_0_BASE (CCI_MN_BASE + 0x800000)
|
|
#define CCI_RN_I_2_BASE (CCI_MN_BASE + 0x820000)
|
|
#define CCI_RN_I_6_BASE (CCI_MN_BASE + 0x860000)
|
|
#define CCI_RN_I_12_BASE (CCI_MN_BASE + 0x8C0000)
|
|
#define CCI_RN_I_16_BASE (CCI_MN_BASE + 0x900000)
|
|
#define CCI_RN_I_20_BASE (CCI_MN_BASE + 0x940000)
|
|
|
|
#define CCI_S0_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x10)
|
|
#define CCI_S1_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x110)
|
|
#define CCI_S2_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x210)
|
|
|
|
/* TZ Protection Controller Definitions */
|
|
#define TZPC_BASE 0x02200000
|
|
#define TZPCR0SIZE_BASE (TZPC_BASE)
|
|
#define TZPCDECPROT_0_STAT_BASE (TZPC_BASE + 0x800)
|
|
#define TZPCDECPROT_0_SET_BASE (TZPC_BASE + 0x804)
|
|
#define TZPCDECPROT_0_CLR_BASE (TZPC_BASE + 0x808)
|
|
#define TZPCDECPROT_1_STAT_BASE (TZPC_BASE + 0x80C)
|
|
#define TZPCDECPROT_1_SET_BASE (TZPC_BASE + 0x810)
|
|
#define TZPCDECPROT_1_CLR_BASE (TZPC_BASE + 0x814)
|
|
#define TZPCDECPROT_2_STAT_BASE (TZPC_BASE + 0x818)
|
|
#define TZPCDECPROT_2_SET_BASE (TZPC_BASE + 0x81C)
|
|
#define TZPCDECPROT_2_CLR_BASE (TZPC_BASE + 0x820)
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008336
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008511
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008514
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008585
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008751
|
|
#else
|
|
#error SoC not defined
|
|
#endif
|
|
|
|
#endif /* _ASM_ARMV8_FSL_LAYERSCAPE_CONFIG_H_ */
|