Chen-Yu Tsai 6e6622de16 ARM: PSCI: Switch to per-CPU target PC storage in secure data section ... Now that we have a secure data section and space to store per-CPU target PC address, switch to it instead of storing the target PC on the stack. Also save clobbered r4-r7 registers on the stack and restore them on return in psci_cpu_on for Tegra, i.MX7, and LS102xA platforms. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Hans de Goede <hdegoede@redhat.com>		2016-07-15 15:54:58 +02:00
..
clock.c	driver/ifc: Add 64KB page support	2015-04-23 16:46:50 -07:00
cpu.c	arm: ls102x: add get_svr and IS_SVR_REV helper	2015-12-13 18:27:28 -08:00
fdt.c	arm: ls102xa: Rewrite the logic of ft_fixup_enet_phy_connect_type()	2016-01-28 12:23:22 -06:00
fsl_epu.c	arm: ls102xa: clear EPU registers for deep sleep	2014-12-11 09:35:42 -08:00
fsl_epu.h	arm: ls102xa: clear EPU registers for deep sleep	2014-12-11 09:35:42 -08:00
fsl_ls1_serdes.c	arm: ls102xa: Add Freescale LS102xA SoC support	2014-09-08 10:30:32 -07:00
fsl_ls1_serdes.h	arm: ls102xa: Add Freescale LS102xA SoC support	2014-09-08 10:30:32 -07:00
ls102xa_sata.c	arm: ls1021a: Adjust sata register default values	2016-01-25 08:24:15 -08:00
ls102xa_serdes.c	arm: ls102xa: Add Freescale LS102xA SoC support	2014-09-08 10:30:32 -07:00
Makefile	arm: ls1021a: merge SoC specific code in a separate file	2015-12-13 18:27:29 -08:00
psci.S	ARM: PSCI: Switch to per-CPU target PC storage in secure data section	2016-07-15 15:54:58 +02:00
soc.c	armv7: ls102xa: Move smmu and stream id initialization into the common soc code	2016-02-24 08:51:15 -08:00
spl.c	common: Pass the boot device into spl_boot_mode()	2016-06-26 20:17:22 +02:00
timer.c	arm: ls1021a: Ensure LS1021 ARM Generic Timer CompareValue Set 64-bit	2015-11-30 08:53:01 -08:00