mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
95b602bab5
The latest PPC4xx register cleanup patch missed some SDRAM defines. This patch now changes lower case UIC defines to upper case. Also some names are changed to match the naming in the IBM/AMCC users manuals (e.g. mem_mcopt1 -> SDRAM0_CFG). Signed-off-by: Stefan Roese <sr@denx.de>
154 lines
4.4 KiB
C
154 lines
4.4 KiB
C
/*
|
|
* (C) Copyright 2004
|
|
* Tolunay Orkun, Nextio Inc., torkun@nextio.com
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <i2c.h>
|
|
#include <miiphy.h>
|
|
#include <ppc4xx_enet.h>
|
|
|
|
void sdram_init(void);
|
|
|
|
/*
|
|
* board_early_init_f: do early board initialization
|
|
*
|
|
*/
|
|
int board_early_init_f(void)
|
|
{
|
|
/*-------------------------------------------------------------------------+
|
|
| Interrupt controller setup for the Walnut board.
|
|
| Note: IRQ 0-15 405GP internally generated; active high; level sensitive
|
|
| IRQ 16 405GP internally generated; active low; level sensitive
|
|
| IRQ 17-24 RESERVED
|
|
| IRQ 25 (EXT IRQ 0) FPGA; active high; level sensitive
|
|
| IRQ 26 (EXT IRQ 1) SMI; active high; level sensitive
|
|
| IRQ 27 (EXT IRQ 2) Not Used
|
|
| IRQ 28 (EXT IRQ 3) PCI SLOT 3; active low; level sensitive
|
|
| IRQ 29 (EXT IRQ 4) PCI SLOT 2; active low; level sensitive
|
|
| IRQ 30 (EXT IRQ 5) PCI SLOT 1; active low; level sensitive
|
|
| IRQ 31 (EXT IRQ 6) PCI SLOT 0; active low; level sensitive
|
|
| Note for Walnut board:
|
|
| An interrupt taken for the FPGA (IRQ 25) indicates that either
|
|
| the Mouse, Keyboard, IRDA, or External Expansion caused the
|
|
| interrupt. The FPGA must be read to determine which device
|
|
| caused the interrupt. The default setting of the FPGA clears
|
|
|
|
|
+-------------------------------------------------------------------------*/
|
|
|
|
mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
|
|
mtdcr (UIC0ER, 0x00000000); /* disable all ints */
|
|
mtdcr (UIC0CR, 0x00000000); /* set all to be non-critical */
|
|
mtdcr (UIC0PR, 0xFFFFFF83); /* set int polarities */
|
|
mtdcr (UIC0TR, 0x10000000); /* set int trigger levels */
|
|
mtdcr (UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest priority */
|
|
mtdcr (UIC0SR, 0xFFFFFFFF); /* clear all ints */
|
|
|
|
mtebc (EBC0_CFG, 0xa8400000); /* EBC always driven */
|
|
|
|
return 0; /* success */
|
|
}
|
|
|
|
/*
|
|
* checkboard: identify/verify the board we are running
|
|
*
|
|
* Remark: we just assume it is correct board here!
|
|
*
|
|
*/
|
|
int checkboard(void)
|
|
{
|
|
printf("BOARD: Cogent CSB472\n");
|
|
|
|
return 0; /* success */
|
|
}
|
|
|
|
/*
|
|
* initram: Determine the size of mounted DRAM
|
|
*
|
|
* Size is determined by reading SDRAM configuration registers as
|
|
* configured by initialization code
|
|
*
|
|
*/
|
|
phys_size_t initdram (int board_type)
|
|
{
|
|
ulong tot_size;
|
|
ulong bank_size;
|
|
ulong tmp;
|
|
|
|
/*
|
|
* ToDo: Move the asm init routine sdram_init() to this C file,
|
|
* or even better use some common ppc4xx code available
|
|
* in cpu/ppc4xx
|
|
*/
|
|
sdram_init();
|
|
|
|
tot_size = 0;
|
|
|
|
mtdcr (SDRAM0_CFGADDR, SDRAM0_B0CR);
|
|
tmp = mfdcr (SDRAM0_CFGDATA);
|
|
if (tmp & 0x00000001) {
|
|
bank_size = 0x00400000 << ((tmp >> 17) & 0x7);
|
|
tot_size += bank_size;
|
|
}
|
|
|
|
mtdcr (SDRAM0_CFGADDR, SDRAM0_B1CR);
|
|
tmp = mfdcr (SDRAM0_CFGDATA);
|
|
if (tmp & 0x00000001) {
|
|
bank_size = 0x00400000 << ((tmp >> 17) & 0x7);
|
|
tot_size += bank_size;
|
|
}
|
|
|
|
mtdcr (SDRAM0_CFGADDR, SDRAM0_B2CR);
|
|
tmp = mfdcr (SDRAM0_CFGDATA);
|
|
if (tmp & 0x00000001) {
|
|
bank_size = 0x00400000 << ((tmp >> 17) & 0x7);
|
|
tot_size += bank_size;
|
|
}
|
|
|
|
mtdcr (SDRAM0_CFGADDR, SDRAM0_B3CR);
|
|
tmp = mfdcr (SDRAM0_CFGDATA);
|
|
if (tmp & 0x00000001) {
|
|
bank_size = 0x00400000 << ((tmp >> 17) & 0x7);
|
|
tot_size += bank_size;
|
|
}
|
|
|
|
return tot_size;
|
|
}
|
|
|
|
/*
|
|
* last_stage_init: final configurations (such as PHY etc)
|
|
*
|
|
*/
|
|
int last_stage_init(void)
|
|
{
|
|
/* initialize the PHY */
|
|
miiphy_reset("ppc_4xx_eth0", CONFIG_PHY_ADDR);
|
|
|
|
/* AUTO neg */
|
|
miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, PHY_BMCR,
|
|
PHY_BMCR_AUTON | PHY_BMCR_RST_NEG);
|
|
|
|
/* LEDs */
|
|
miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, PHY_FCSCR, 0x0d08);
|
|
|
|
return 0; /* success */
|
|
}
|