mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-25 04:23:46 +00:00
dd8d52c934
A RK8XX PMIC is typically using i2c0 on RK356x devices. Add bootph-all
to required pinctrl nodes to simplify use of the prevent booting on
power plug-in option in SPL.
With the following Kconfig options and nodes in u-boot.dtsi the prevent
booting on power plug-in option can work in SPL.
CONFIG_ROCKCHIP_RK8XX_DISABLE_BOOT_ON_POWERON=y
CONFIG_SPL_I2C=y
CONFIG_SPL_POWER=y
CONFIG_SPL_PINCTRL=y
CONFIG_SPL_PMIC_RK8XX=y
&i2c0 {
bootph-pre-ram;
};
&rk817 {
bootph-pre-ram;
regulators {
bootph-pre-ram;
};
};
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
153 lines
1.6 KiB
Text
153 lines
1.6 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* (C) Copyright 2021 Rockchip Electronics Co., Ltd
|
|
*/
|
|
|
|
#include "rockchip-u-boot.dtsi"
|
|
|
|
/ {
|
|
aliases {
|
|
mmc0 = &sdhci;
|
|
mmc1 = &sdmmc0;
|
|
spi4 = &sfc;
|
|
};
|
|
|
|
chosen {
|
|
u-boot,spl-boot-order = "same-as-spl", &sdmmc0, &sdhci;
|
|
};
|
|
|
|
dmc: dmc {
|
|
compatible = "rockchip,rk3568-dmc";
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
otp: nvmem@fe38c000 {
|
|
compatible = "rockchip,rk3568-otp";
|
|
reg = <0x0 0xfe38c000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
status = "okay";
|
|
|
|
cpu_id: id@a {
|
|
reg = <0x0a 0x10>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&xin24m {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&cru {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&pmucru {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&grf {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&pmugrf {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_none_smt {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_none {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_up_drv_level_2 {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_up {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_bus8 {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_clk {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_cmd {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_datastrobe {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_rstnout {
|
|
bootph-all;
|
|
};
|
|
|
|
&fspi_pins {
|
|
bootph-all;
|
|
};
|
|
|
|
&i2c0_xfer {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc0_bus4 {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc0_clk {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc0_cmd {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc0_det {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc0_pwren {
|
|
bootph-all;
|
|
};
|
|
|
|
&uart2m0_xfer {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdhci {
|
|
bootph-pre-ram;
|
|
max-frequency = <200000000>;
|
|
};
|
|
|
|
&sdmmc0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
|
|
&binman {
|
|
simple-bin-spi {
|
|
mkimage {
|
|
args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
|
|
offset = <0x8000>;
|
|
};
|
|
};
|
|
};
|
|
#endif
|