Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-30 16:39:35 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/board/renesas/sh7785lcr
History
Rob Herring 7682a99826 remove unnecessary version.h includes 
Various files are needlessly rebuilt every time due to the version and
build time changing. As version.h is not actually needed, remove the
include.

Signed-off-by: Rob Herring <robh@kernel.org>
Cc: Albert Aribaud <albert.u.boot@aribaud.net>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Minkyu Kang <mk7.kang@samsung.com>
Cc: Marek Vasut <marex@denx.de>
Cc: Tom Warren <twarren@nvidia.com>
Cc: Michal Simek <monstr@monstr.eu>
Cc: Macpaul Lin <macpaul@andestech.com>
Cc: Wolfgang Denk <wd@denx.de>
Cc: York Sun <yorksun@freescale.com>
Cc: Stefan Roese <sr@denx.de>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Cc: Simon Glass <sjg@chromium.org>
Cc: Philippe Reynes <tremyfr@yahoo.fr>
Cc: Eric Jarrige <eric.jarrige@armadeus.org>
Cc: "David Müller" <d.mueller@elsoft.ch>
Cc: Phil Edworthy <phil.edworthy@renesas.com>
Cc: Robert Baldyga <r.baldyga@samsung.com>
Cc: Torsten Koschorrek <koschorrek@synertronixx.de>
Cc: Anatolij Gustschin <agust@denx.de>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Łukasz Majewski <l.majewski@samsung.com>
2015-03-24 10:50:50 -04:00
..
Kconfig sh: consolidate CONFIG_SYS_CPU defines 2014-11-13 08:48:48 +09:00
lowlevel_init.S remove unnecessary version.h includes 2015-03-24 10:50:50 -04:00
MAINTAINERS MAINTAINERS: comment out blank M: field 2014-09-24 18:30:28 -04:00
Makefile sh: convert makefiles to Kbuild style 2013-10-31 13:26:45 -04:00
README.sh7785lcr doc: cleanup - move board READMEs into respective board directories 2012-07-29 15:42:02 +02:00
rtl8169.h Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00
rtl8169_mac.c Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00
selfcheck.c Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00
sh7785lcr.c Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00

README.sh7785lcr 

========================================
Renesas Technology R0P7785LC0011RL board
========================================

This board specification:
=========================

The R0P7785LC0011RL(board config name:sh7785lcr) has the following device:

 - SH7785 (SH-4A)
 - DDR2-SDRAM 512MB
 - NOR Flash 64MB
 - 2D Graphic controller
 - SATA controller
 - Ethernet controller
 - USB host/peripheral controller
 - SD controller
 - I2C controller
 - RTC

This board has 2 physical memory maps. It can be changed with DIP switch(S2-5).

 phys address			| S2-5 = OFF	| S2-5 = ON
 -------------------------------+---------------+---------------
 0x00000000 - 0x03ffffff(CS0)	| NOR Flash	| NOR Flash
 0x04000000 - 0x05ffffff(CS1)	| PLD		| PLD
 0x06000000 - 0x07ffffff(CS1)	| reserved	| I2C
 0x08000000 - 0x0bffffff(CS2)	| USB		| DDR SDRAM
 0x0c000000 - 0x0fffffff(CS3)	| SD		| DDR SDRAM
 0x10000000 - 0x13ffffff(CS4)	| SM107		| SM107
 0x14000000 - 0x17ffffff(CS5)	| I2C		| USB
 0x18000000 - 0x1bffffff(CS6)	| reserved	| SD
 0x40000000 - 0x5fffffff	| DDR SDRAM	| (cannot use)


configuration for This board:
=============================

You can choose configuration as follows:

 - make sh7785lcr_config
 - make sh7785lcr_32bit_config

When you use "make sh7785lcr_config", there is build U-Boot for 29-bit
address mode. This mode can use 128MB DDR-SDRAM.

When you use "make sh7785lcr_32bit_config", there is build U-Boot for 32-bit
extended address mode. This mode can use 384MB DDR-SDRAM. And if you run
"pmb" command, this mode can use 512MB DDR-SDRAM.

 * 32-bit extended address mode PMB mapping *
  a) on start-up
   virt		| phys		| size		| device
   -------------+---------------+---------------+---------------
   0x88000000	| 0x48000000	| 384MB		| DDR-SDRAM (Cacheable)
   0xa0000000	| 0x00000000	| 64MB		| NOR Flash
   0xa4000000	| 0x04000000	| 16MB		| PLD
   0xa6000000	| 0x08000000	| 16MB		| USB
   0xa8000000	| 0x48000000	| 384MB		| DDR-SDRAM (Non-cacheable)

  b) after "pmb" command
   virt		| phys		| size		| device
   -------------+---------------+---------------+---------------
   0x80000000	| 0x40000000	| 512MB		| DDR-SDRAM (Cacheable)
   0xa0000000	| 0x40000000	| 512MB		| DDR-SDRAM (Non-cacheable)


This board specific command:
============================

This board has the following its specific command:

 - hwtest
 - printmac
 - setmac
 - pmb (sh7785lcr_32bit_config only)


1. hwtest

This is self-check command. This command has the following options:

 - all		: test all hardware
 - pld		: output PLD version
 - led		: turn on LEDs
 - dipsw	: test DIP switch
 - sm107	: output SM107 version
 - net		: check RTL8110 ID
 - sata		: check SiI3512 ID
 - net		: output PCI slot device ID

i.e)
=> hwtest led
turn on LEDs 3, 5, 7, 9
turn on LEDs 4, 6, 8, 10

=> hwtest net
Ethernet OK


2. printmac

This command outputs MAC address of this board.

i.e)
=> printmac
MAC = 00:00:87:**:**:**


3. setmac

This command writes MAC address of this board.

i.e)
=> setmac 00:00:87:**:**:**


4. pmb

This command change PMB for DDR-SDRAM all mapping. However you cannot use
NOR Flash and USB Host on U-Boot when you run this command.
i.e)
=> pmb