mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 09:27:35 +00:00
130 lines
3.7 KiB
C
130 lines
3.7 KiB
C
/*
|
|
* (C) Copyright 2000-2003
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <mpc8220.h>
|
|
|
|
/*
|
|
* Breath some life into the CPU...
|
|
*
|
|
* Set up the memory map,
|
|
* initialize a bunch of registers.
|
|
*/
|
|
void cpu_init_f (void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
volatile flexbus8220_t *flexbus = (volatile flexbus8220_t *) MMAP_FB;
|
|
volatile pcfg8220_t *portcfg = (volatile pcfg8220_t *) MMAP_PCFG;
|
|
volatile xlbarb8220_t *xlbarb = (volatile xlbarb8220_t *) MMAP_XLBARB;
|
|
|
|
/* Pointer is writable since we allocated a register for it */
|
|
gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
|
|
|
|
/* Clear initial global data */
|
|
memset ((void *) gd, 0, sizeof (gd_t));
|
|
|
|
/* Clear all port configuration */
|
|
portcfg->pcfg0 = 0;
|
|
portcfg->pcfg1 = 0;
|
|
portcfg->pcfg2 = 0;
|
|
portcfg->pcfg3 = 0;
|
|
|
|
/*
|
|
* Flexbus Controller: configure chip selects and enable them
|
|
*/
|
|
#if defined (CFG_CS0_BASE)
|
|
flexbus->csar0 = CFG_CS0_BASE;
|
|
flexbus->cscr0 = CFG_CS0_CTRL;
|
|
flexbus->csmr0 = ((CFG_CS0_MASK - 1) & 0xffff0000) | 1;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
#if defined (CFG_CS1_BASE)
|
|
flexbus->csar1 = CFG_CS1_BASE;
|
|
flexbus->cscr1 = CFG_CS1_CTRL;
|
|
flexbus->csmr1 = ((CFG_CS1_MASK - 1) & 0xffff0000) | 1;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
#if defined (CFG_CS2_BASE)
|
|
flexbus->csar2 = CFG_CS2_BASE;
|
|
flexbus->cscr2 = CFG_CS2_CTRL;
|
|
flexbus->csmr2 = ((CFG_CS2_MASK - 1) & 0xffff0000) | 1;
|
|
portcfg->pcfg3 |= CFG_CS2_PORT3_CONFIG;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
#if defined (CFG_CS3_BASE)
|
|
flexbus->csar3 = CFG_CS3_BASE;
|
|
flexbus->cscr3 = CFG_CS3_CTRL;
|
|
flexbus->csmr3 = ((CFG_CS3_MASK - 1) & 0xffff0000) | 1;
|
|
portcfg->pcfg3 |= CFG_CS3_PORT3_CONFIG;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
#if defined (CFG_CS4_BASE)
|
|
flexbus->csar4 = CFG_CS4_BASE;
|
|
flexbus->cscr4 = CFG_CS4_CTRL;
|
|
flexbus->csmr4 = ((CFG_CS4_MASK - 1) & 0xffff0000) | 1;
|
|
portcfg->pcfg3 |= CFG_CS4_PORT3_CONFIG;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
#if defined (CFG_CS5_BASE)
|
|
flexbus->csar5 = CFG_CS5_BASE;
|
|
flexbus->cscr5 = CFG_CS5_CTRL;
|
|
flexbus->csmr5 = ((CFG_CS5_MASK - 1) & 0xffff0000) | 1;
|
|
portcfg->pcfg3 |= CFG_CS5_PORT3_CONFIG;
|
|
__asm__ volatile ("sync");
|
|
#endif
|
|
|
|
/* This section of the code cannot place in cpu_init_r(),
|
|
it will cause the system to hang */
|
|
/* enable timebase */
|
|
xlbarb->config = 0x00002000;
|
|
|
|
xlbarb->addrTenTimeOut = 0x1000;
|
|
xlbarb->dataTenTimeOut = 0x1000;
|
|
xlbarb->busActTimeOut = 0x2000;
|
|
|
|
/* Master Priority Enable */
|
|
xlbarb->mastPriEn = 0x1f;
|
|
xlbarb->mastPriority = 0;
|
|
}
|
|
|
|
/*
|
|
* initialize higher level parts of CPU like time base and timers
|
|
*/
|
|
int cpu_init_r (void)
|
|
{
|
|
/* this may belongs to disable interrupt section */
|
|
/* mask all interrupts */
|
|
*(vu_long *) 0xf0000700 = 0xfffffc00;
|
|
*(vu_long *) 0xf0000714 |= 0x0001ffff;
|
|
*(vu_long *) 0xf0000710 &= ~0x00000f00;
|
|
|
|
/* route critical ints to normal ints */
|
|
*(vu_long *) 0xf0000710 |= 0x00000001;
|
|
|
|
#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_MPC8220_FEC)
|
|
/* load FEC microcode */
|
|
loadtask (0, 2);
|
|
#endif
|
|
return (0);
|
|
}
|