mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 11:00:15 +00:00
98559e02f1
The GW71xx has a USB Type-C connector with USB 2.0 signaling. GPIO1_12 is the power-enable to the TPS25821 Source controller and power switch responsible for monitoring the CC pins and enabling VBUS. Therefore GPIO1_12 must always be enabled and the vbus output enable from the IMX8MM can be ignored. To fix USB OTG VBUS enable a pull-up on GPIO1_12 to always power the TPS25821 and change the regulator output to GPIO1_10 which is unconnected. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
187 lines
3.8 KiB
Text
187 lines
3.8 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright 2020 Gateworks Corporation
|
|
*/
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
aliases {
|
|
usb0 = &usbotg1;
|
|
usb1 = &usbotg2;
|
|
};
|
|
|
|
led-controller {
|
|
compatible = "gpio-leds";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_gpio_leds>;
|
|
|
|
led-0 {
|
|
function = LED_FUNCTION_STATUS;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
|
|
default-state = "on";
|
|
linux,default-trigger = "heartbeat";
|
|
};
|
|
|
|
led-1 {
|
|
function = LED_FUNCTION_STATUS;
|
|
color = <LED_COLOR_ID_RED>;
|
|
gpios = <&gpio5 4 GPIO_ACTIVE_HIGH>;
|
|
default-state = "off";
|
|
};
|
|
};
|
|
|
|
pps {
|
|
compatible = "pps-gpio";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pps>;
|
|
gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
reg_usb_otg1_vbus: regulator-usb-otg1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_usb1_en>;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb_otg1_vbus";
|
|
gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
};
|
|
};
|
|
|
|
/* off-board header */
|
|
&ecspi2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_spi2>;
|
|
cs-gpios = <&gpio5 13 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c2>;
|
|
status = "okay";
|
|
|
|
accelerometer@19 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_accel>;
|
|
compatible = "st,lis2de12";
|
|
reg = <0x19>;
|
|
st,drdy-int-pin = <1>;
|
|
interrupt-parent = <&gpio4>;
|
|
interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
|
|
interrupt-names = "INT1";
|
|
};
|
|
};
|
|
|
|
/* off-board header */
|
|
&i2c3 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* GPS */
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* off-board header */
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg1 {
|
|
dr_mode = "otg";
|
|
vbus-supply = <®_usb_otg1_vbus>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg2 {
|
|
dr_mode = "host";
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
pinctrl_hog: hoggrp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3 0x40000041 /* PLUG_TEST */
|
|
MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x40000041 /* PCI_USBSEL */
|
|
MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7 0x40000041 /* PCIE_WDIS# */
|
|
MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x40000041 /* DIO0 */
|
|
MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x40000041 /* DIO1 */
|
|
MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3 0x40000041 /* DIO2 */
|
|
MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x40000041 /* DIO2 */
|
|
>;
|
|
};
|
|
|
|
pinctrl_accel: accelgrp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5 0x159
|
|
>;
|
|
};
|
|
|
|
pinctrl_gpio_leds: gpioledgrp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5 0x19
|
|
MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4 0x19
|
|
>;
|
|
};
|
|
|
|
pinctrl_i2c3: i2c3grp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3
|
|
MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3
|
|
>;
|
|
};
|
|
|
|
pinctrl_pps: ppsgrp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x41
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_usb1_en: regusb1grp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x41
|
|
MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x141
|
|
MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC 0x41
|
|
>;
|
|
};
|
|
|
|
pinctrl_spi2: spi2grp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0xd6
|
|
MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0xd6
|
|
MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0xd6
|
|
MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0xd6
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140
|
|
MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
fsl,pins = <
|
|
MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x140
|
|
MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x140
|
|
>;
|
|
};
|
|
};
|