mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-09-23 08:01:59 +00:00
43ea564652
These particular values are not configurable and today we always set CONFIG_SECURE_BL1_ONLY. Move these to where they're used in the code, and drop from the CONFIG namespace. Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com> Reviewed-by: Minkyu Kang <mk7.kang@samsung.com>
61 lines
1.7 KiB
C
61 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2011 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG ORIGEN (EXYNOS4210) board.
|
|
*/
|
|
|
|
#ifndef __CONFIG_ORIGEN_H
|
|
#define __CONFIG_ORIGEN_H
|
|
|
|
#include <configs/exynos4-common.h>
|
|
|
|
/* High Level Configuration Options */
|
|
#define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
|
|
#define CONFIG_ORIGEN 1 /* working with ORIGEN*/
|
|
|
|
/* ORIGEN has 4 bank of DRAM */
|
|
#define CONFIG_SYS_SDRAM_BASE 0x40000000
|
|
#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
|
|
#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
|
|
|
|
#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
|
|
/* Power Down Modes */
|
|
#define S5P_CHECK_SLEEP 0x00000BAD
|
|
#define S5P_CHECK_DIDLE 0xBAD00000
|
|
#define S5P_CHECK_LPA 0xABAD0000
|
|
|
|
/* MMC SPL */
|
|
#define COPY_BL2_FNPTR_ADDR 0x02020030
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"loadaddr=0x40007000\0" \
|
|
"rdaddr=0x48000000\0" \
|
|
"kerneladdr=0x40007000\0" \
|
|
"ramdiskaddr=0x48000000\0" \
|
|
"console=ttySAC2,115200n8\0" \
|
|
"mmcdev=0\0" \
|
|
"bootenv=uEnv.txt\0" \
|
|
"loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
|
|
"importbootenv=echo Importing environment from mmc ...; " \
|
|
"env import -t $loadaddr $filesize\0" \
|
|
"loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \
|
|
"bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
|
|
"source ${loadaddr}\0"
|
|
|
|
#define CONFIG_CLK_1000_400_200
|
|
|
|
/* MIU (Memory Interleaving Unit) */
|
|
#define CONFIG_MIU_2BIT_21_7_INTERLEAVED
|
|
|
|
#define RESERVE_BLOCK_SIZE (512)
|
|
#define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
|
|
|
|
#define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x02040000
|
|
|
|
#endif /* __CONFIG_H */
|