mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 01:17:39 +00:00
90b16d1491
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such. The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the right place also. Rename the compatible strings to be more descriptive since this board is the only user. Once we are using driver model fully on x86, these will be dropped. Signed-off-by: Simon Glass <sjg@chromium.org> |
||
|---|---|---|
| .. | ||
| include | ||
| microcode | ||
| .gitignore | ||
| chromebook_link.dts | ||
| chromebox_panther.dts | ||
| crownbay.dts | ||
| galileo.dts | ||
| Makefile | ||
| minnowmax.dts | ||
| serial.dtsi | ||
| skeleton.dtsi | ||