mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
995a9f425d
Add GPIO nodes to AP-806 and CP-110-master DTSI files. Change-Id: I05958698d460cb721b7d8683d34f74a5ea32532c Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Cc: Stefan Roese <sr@denx.de> Cc: Nadav Haklai <nadavh@marvell.com> Cc: Igal Liberman <igall@marvell.com> Cc: Haim Boot <hayim@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
314 lines
9 KiB
Text
314 lines
9 KiB
Text
/*
|
|
* Copyright (C) 2016 Marvell Technology Group Ltd.
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPLv2 or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
/*
|
|
* Device Tree file for Marvell Armada CP110 Master.
|
|
*/
|
|
|
|
#include <dt-bindings/comphy/comphy_data.h>
|
|
|
|
/ {
|
|
cp110-master {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&gic>;
|
|
ranges;
|
|
|
|
config-space {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&gic>;
|
|
ranges = <0x0 0x0 0xf2000000 0x2000000>;
|
|
|
|
cpm_syscon0: system-controller@440000 {
|
|
compatible = "marvell,cp110-system-controller0",
|
|
"syscon";
|
|
reg = <0x440000 0x1000>;
|
|
#clock-cells = <2>;
|
|
core-clock-output-names =
|
|
"cpm-apll", "cpm-ppv2-core", "cpm-eip",
|
|
"cpm-core", "cpm-nand-core";
|
|
gate-clock-output-names =
|
|
"cpm-audio", "cpm-communit", "cpm-nand",
|
|
"cpm-ppv2", "cpm-sdio", "cpm-mg-domain",
|
|
"cpm-mg-core", "cpm-xor1", "cpm-xor0",
|
|
"cpm-gop-dp", "none", "cpm-pcie_x10",
|
|
"cpm-pcie_x11", "cpm-pcie_x4", "cpm-pcie-xor",
|
|
"cpm-sata", "cpm-sata-usb", "cpm-main",
|
|
"cpm-sd-mmc", "none", "none",
|
|
"cpm-slow-io", "cpm-usb3h0", "cpm-usb3h1",
|
|
"cpm-usb3dev", "cpm-eip150", "cpm-eip197";
|
|
};
|
|
|
|
cpm_pinctl: cpm-pinctl@440000 {
|
|
compatible = "marvell,mvebu-pinctrl",
|
|
"marvell,a70x0-pinctrl",
|
|
"marvell,a80x0-cp0-pinctrl";
|
|
bank-name ="cp0-110";
|
|
reg = <0x440000 0x20>;
|
|
pin-count = <63>;
|
|
max-func = <0xf>;
|
|
|
|
cpm_i2c0_pins: cpm-i2c-pins-0 {
|
|
marvell,pins = < 37 38 >;
|
|
marvell,function = <2>;
|
|
};
|
|
cpm_ge2_rgmii_pins: cpm-ge-rgmii-pins-0 {
|
|
marvell,pins = < 44 45 46 47 48 49 50 51
|
|
52 53 54 55 >;
|
|
marvell,function = <1>;
|
|
};
|
|
pca0_pins: cpm-pca0_pins {
|
|
marvell,pins = <62>;
|
|
marvell,function = <0>;
|
|
};
|
|
cpm_sdhci_pins: cpm-sdhi-pins-0 {
|
|
marvell,pins = < 56 57 58 59 60 61 >;
|
|
marvell,function = <14>;
|
|
};
|
|
cpm_spi0_pins: cpm-spi-pins-0 {
|
|
marvell,pins = < 13 14 15 16 >;
|
|
marvell,function = <3>;
|
|
};
|
|
};
|
|
|
|
cpm_gpio0: gpio@440100 {
|
|
compatible = "marvell,orion-gpio";
|
|
reg = <0x440100 0x40>;
|
|
ngpios = <32>;
|
|
gpiobase = <20>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
cpm_gpio1: gpio@440140 {
|
|
compatible = "marvell,orion-gpio";
|
|
reg = <0x440140 0x40>;
|
|
ngpios = <31>;
|
|
gpiobase = <52>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
cpm_sata0: sata@540000 {
|
|
compatible = "marvell,armada-8k-ahci";
|
|
reg = <0x540000 0x30000>;
|
|
interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpm_syscon0 1 15>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_usb3_0: usb3@500000 {
|
|
compatible = "marvell,armada-8k-xhci",
|
|
"generic-xhci";
|
|
reg = <0x500000 0x4000>;
|
|
dma-coherent;
|
|
interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpm_syscon0 1 22>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_usb3_1: usb3@510000 {
|
|
compatible = "marvell,armada-8k-xhci",
|
|
"generic-xhci";
|
|
reg = <0x510000 0x4000>;
|
|
dma-coherent;
|
|
interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpm_syscon0 1 23>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_spi0: spi@700600 {
|
|
compatible = "marvell,armada-380-spi";
|
|
reg = <0x700600 0x50>;
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x0>;
|
|
cell-index = <1>;
|
|
clocks = <&cpm_syscon0 0 3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_spi1: spi@700680 {
|
|
compatible = "marvell,armada-380-spi";
|
|
reg = <0x700680 0x50>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cell-index = <2>;
|
|
clocks = <&cpm_syscon0 1 21>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_i2c0: i2c@701000 {
|
|
compatible = "marvell,mv78230-i2c";
|
|
reg = <0x701000 0x20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpm_syscon0 1 21>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_i2c1: i2c@701100 {
|
|
compatible = "marvell,mv78230-i2c";
|
|
reg = <0x701100 0x20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpm_syscon0 1 21>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_comphy: comphy@441000 {
|
|
compatible = "marvell,mvebu-comphy", "marvell,comphy-cp110";
|
|
reg = <0x441000 0x8>,
|
|
<0x120000 0x8>;
|
|
mux-bitcount = <4>;
|
|
max-lanes = <6>;
|
|
};
|
|
|
|
cpm_utmi0: utmi@580000 {
|
|
compatible = "marvell,mvebu-utmi-2.6.0";
|
|
reg = <0x580000 0x1000>, /* utmi-unit */
|
|
<0x440420 0x4>, /* usb-cfg */
|
|
<0x440440 0x4>; /* utmi-cfg */
|
|
utmi-port = <UTMI_PHY_TO_USB_HOST0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_utmi1: utmi@581000 {
|
|
compatible = "marvell,mvebu-utmi-2.6.0";
|
|
reg = <0x581000 0x1000>, /* utmi-unit */
|
|
<0x440420 0x4>, /* usb-cfg */
|
|
<0x440444 0x4>; /* utmi-cfg */
|
|
utmi-port = <UTMI_PHY_TO_USB_HOST1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_sdhci0: sdhci@780000 {
|
|
compatible = "marvell,armada-8k-sdhci";
|
|
reg = <0x780000 0x300>;
|
|
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
|
|
dma-coherent;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
cpm_pcie0: pcie@f2600000 {
|
|
compatible = "marvell,armada8k-pcie", "snps,dw-pcie";
|
|
reg = <0 0xf2600000 0 0x10000>,
|
|
<0 0xf6f00000 0 0x80000>;
|
|
reg-names = "ctrl", "config";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
|
|
bus-range = <0 0xff>;
|
|
ranges =
|
|
/* downstream I/O */
|
|
<0x81000000 0 0xf9000000 0 0xf9000000 0 0x10000
|
|
/* non-prefetchable memory */
|
|
0x82000000 0 0xf6000000 0 0xf6000000 0 0xf00000>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
|
num-lanes = <1>;
|
|
clocks = <&cpm_syscon0 1 13>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_pcie1: pcie@f2620000 {
|
|
compatible = "marvell,armada8k-pcie", "snps,dw-pcie";
|
|
reg = <0 0xf2620000 0 0x10000>,
|
|
<0 0xf7f00000 0 0x80000>;
|
|
reg-names = "ctrl", "config";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
|
|
bus-range = <0 0xff>;
|
|
ranges =
|
|
/* downstream I/O */
|
|
<0x81000000 0 0xf9010000 0 0xf9010000 0 0x10000
|
|
/* non-prefetchable memory */
|
|
0x82000000 0 0xf7000000 0 0xf7000000 0 0xf00000>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
num-lanes = <1>;
|
|
clocks = <&cpm_syscon0 1 11>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpm_pcie2: pcie@f2640000 {
|
|
compatible = "marvell,armada8k-pcie", "snps,dw-pcie";
|
|
reg = <0 0xf2640000 0 0x10000>,
|
|
<0 0xf8f00000 0 0x80000>;
|
|
reg-names = "ctrl", "config";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
device_type = "pci";
|
|
dma-coherent;
|
|
|
|
bus-range = <0 0xff>;
|
|
ranges =
|
|
/* downstream I/O */
|
|
<0x81000000 0 0xf9020000 0 0xf9020000 0 0x10000
|
|
/* non-prefetchable memory */
|
|
0x82000000 0 0xf8000000 0 0xf8000000 0 0xf00000>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
num-lanes = <1>;
|
|
clocks = <&cpm_syscon0 1 12>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|