mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
159 lines
4 KiB
C
159 lines
4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Power and Sleep Controller (PSC) functions.
|
|
*
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
* Copyright (C) 2008 Lyrtech <www.lyrtech.com>
|
|
* Copyright (C) 2004 Texas Instruments.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/io.h>
|
|
|
|
/*
|
|
* The PSC manages three inputs to a "module" which may be a peripheral or
|
|
* CPU. Those inputs are the module's: clock; reset signal; and sometimes
|
|
* its power domain. For our purposes, we only care whether clock and power
|
|
* are active, and the module is out of reset.
|
|
*
|
|
* DaVinci chips may include two separate power domains: "Always On" and "DSP".
|
|
* Chips without a DSP generally have only one domain.
|
|
*
|
|
* The "Always On" power domain is always on when the chip is on, and is
|
|
* powered by the VDD pins (on DM644X). The majority of DaVinci modules
|
|
* lie within the "Always On" power domain.
|
|
*
|
|
* A separate domain called the "DSP" domain houses the C64x+ and other video
|
|
* hardware such as VICP. In some chips, the "DSP" domain is not always on.
|
|
* The "DSP" power domain is powered by the CVDDDSP pins (on DM644X).
|
|
*/
|
|
|
|
/* Works on Always On power domain only (no PD argument) */
|
|
static void lpsc_transition(unsigned int id, unsigned int state)
|
|
{
|
|
dv_reg_p mdstat, mdctl, ptstat, ptcmd;
|
|
#ifdef CONFIG_SOC_DA8XX
|
|
struct davinci_psc_regs *psc_regs;
|
|
#endif
|
|
|
|
#ifndef CONFIG_SOC_DA8XX
|
|
if (id >= DAVINCI_LPSC_GEM)
|
|
return; /* Don't work on DSP Power Domain */
|
|
|
|
mdstat = REG_P(PSC_MDSTAT_BASE + (id * 4));
|
|
mdctl = REG_P(PSC_MDCTL_BASE + (id * 4));
|
|
ptstat = REG_P(PSC_PTSTAT);
|
|
ptcmd = REG_P(PSC_PTCMD);
|
|
#else
|
|
if (id < DAVINCI_LPSC_PSC1_BASE) {
|
|
if (id >= PSC_PSC0_MODULE_ID_CNT)
|
|
return;
|
|
psc_regs = davinci_psc0_regs;
|
|
mdstat = &psc_regs->psc0.mdstat[id];
|
|
mdctl = &psc_regs->psc0.mdctl[id];
|
|
} else {
|
|
id -= DAVINCI_LPSC_PSC1_BASE;
|
|
if (id >= PSC_PSC1_MODULE_ID_CNT)
|
|
return;
|
|
psc_regs = davinci_psc1_regs;
|
|
mdstat = &psc_regs->psc1.mdstat[id];
|
|
mdctl = &psc_regs->psc1.mdctl[id];
|
|
}
|
|
ptstat = &psc_regs->ptstat;
|
|
ptcmd = &psc_regs->ptcmd;
|
|
#endif
|
|
|
|
while (readl(ptstat) & 0x01)
|
|
continue;
|
|
|
|
if ((readl(mdstat) & PSC_MDSTAT_STATE) == state)
|
|
return; /* Already in that state */
|
|
|
|
writel((readl(mdctl) & ~PSC_MDCTL_NEXT) | state, mdctl);
|
|
|
|
switch (id) {
|
|
#ifdef CONFIG_SOC_DM644X
|
|
/* Special treatment for some modules as for sprue14 p.7.4.2 */
|
|
case DAVINCI_LPSC_VPSSSLV:
|
|
case DAVINCI_LPSC_EMAC:
|
|
case DAVINCI_LPSC_EMAC_WRAPPER:
|
|
case DAVINCI_LPSC_MDIO:
|
|
case DAVINCI_LPSC_USB:
|
|
case DAVINCI_LPSC_ATA:
|
|
case DAVINCI_LPSC_VLYNQ:
|
|
case DAVINCI_LPSC_UHPI:
|
|
case DAVINCI_LPSC_DDR_EMIF:
|
|
case DAVINCI_LPSC_AEMIF:
|
|
case DAVINCI_LPSC_MMC_SD:
|
|
case DAVINCI_LPSC_MEMSTICK:
|
|
case DAVINCI_LPSC_McBSP:
|
|
case DAVINCI_LPSC_GPIO:
|
|
writel(readl(mdctl) | 0x200, mdctl);
|
|
break;
|
|
#endif
|
|
}
|
|
|
|
writel(0x01, ptcmd);
|
|
|
|
while (readl(ptstat) & 0x01)
|
|
continue;
|
|
while ((readl(mdstat) & PSC_MDSTAT_STATE) != state)
|
|
continue;
|
|
}
|
|
|
|
void lpsc_on(unsigned int id)
|
|
{
|
|
lpsc_transition(id, 0x03);
|
|
}
|
|
|
|
void lpsc_syncreset(unsigned int id)
|
|
{
|
|
lpsc_transition(id, 0x01);
|
|
}
|
|
|
|
void lpsc_disable(unsigned int id)
|
|
{
|
|
lpsc_transition(id, 0x0);
|
|
}
|
|
|
|
/* Not all DaVinci chips have a DSP power domain. */
|
|
#ifdef CONFIG_SOC_DM644X
|
|
|
|
/* If DSPLINK is used, we don't want U-Boot to power on the DSP. */
|
|
#if !defined(CONFIG_SYS_USE_DSPLINK)
|
|
void dsp_on(void)
|
|
{
|
|
int i;
|
|
|
|
if (REG(PSC_PDSTAT1) & 0x1f)
|
|
return; /* Already on */
|
|
|
|
REG(PSC_GBLCTL) |= 0x01;
|
|
REG(PSC_PDCTL1) |= 0x01;
|
|
REG(PSC_PDCTL1) &= ~0x100;
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_GEM * 4)) |= 0x03;
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_GEM * 4)) &= 0xfffffeff;
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_IMCOP * 4)) |= 0x03;
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_IMCOP * 4)) &= 0xfffffeff;
|
|
REG(PSC_PTCMD) = 0x02;
|
|
|
|
for (i = 0; i < 100; i++) {
|
|
if (REG(PSC_EPCPR) & 0x02)
|
|
break;
|
|
}
|
|
|
|
REG(PSC_CHP_SHRTSW) = 0x01;
|
|
REG(PSC_PDCTL1) |= 0x100;
|
|
REG(PSC_EPCCR) = 0x02;
|
|
|
|
for (i = 0; i < 100; i++) {
|
|
if (!(REG(PSC_PTSTAT) & 0x02))
|
|
break;
|
|
}
|
|
|
|
REG(PSC_GBLCTL) &= ~0x1f;
|
|
}
|
|
#endif /* CONFIG_SYS_USE_DSPLINK */
|
|
|
|
#endif /* have a DSP */
|