mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
144 lines
4.1 KiB
C
144 lines
4.1 KiB
C
/*
|
|
* (C) Copyright 2000, 2001, 2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <mpc8xx.h>
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
const uint sdram_table[] =
|
|
{
|
|
/*-----------------
|
|
UPM A contents:
|
|
----------------- */
|
|
/*---------------------------------------------------
|
|
Read Single Beat Cycle. Offset 0 in the RAM array.
|
|
---------------------------------------------------- */
|
|
0x1f07fc04, 0xeeaefc04, 0x11adfc04, 0xefbbbc00 ,
|
|
0x1ff77c47, 0x1ff77c35, 0xefeabc34, 0x1fb57c35 ,
|
|
/*------------------------------------------------
|
|
Read Burst Cycle. Offset 0x8 in the RAM array.
|
|
------------------------------------------------ */
|
|
0x1f07fc04, 0xeeaefc04, 0x10adfc04, 0xf0affc00,
|
|
0xf0affc00, 0xf1affc00, 0xefbbbc00, 0x1ff77c47,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff,
|
|
/*-------------------------------------------------------
|
|
Write Single Beat Cycle. Offset 0x18 in the RAM array
|
|
------------------------------------------------------- */
|
|
0x1f27fc04, 0xeeaebc00, 0x01b93c04, 0x1ff77c47 ,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff ,
|
|
/*-------------------------------------------------
|
|
Write Burst Cycle. Offset 0x20 in the RAM array
|
|
------------------------------------------------- */
|
|
0x1f07fc04, 0xeeaebc00, 0x10ad7c00, 0xf0affc00,
|
|
0xf0affc00, 0xe1bbbc04, 0x1ff77c47, 0xffffffff,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff ,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff ,
|
|
/*------------------------------------------------------------------------
|
|
Periodic Timer Expired. For DRAM refresh. Offset 0x30 in the RAM array
|
|
------------------------------------------------------------------------ */
|
|
0x1ff5fc84, 0xfffffc04, 0xfffffc04, 0xfffffc04,
|
|
0xfffffc84, 0xfffffc07, 0xffffffff, 0xffffffff,
|
|
0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff ,
|
|
/*-----------
|
|
* Exception:
|
|
* ----------- */
|
|
0x7ffefc07, 0xffffffff, 0xffffffff, 0xffffffff ,
|
|
};
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
/*
|
|
* Check Board Identity:
|
|
*
|
|
* Test ID string (SVM8...)
|
|
*
|
|
* Return 1 for "SC8xx" type, 0 else.
|
|
*/
|
|
|
|
int checkboard(void)
|
|
{
|
|
char buf[64];
|
|
int i;
|
|
int l = getenv_f("serial#", buf, sizeof(buf));
|
|
|
|
if (l < 0 || strncmp(buf, "SVM8", 4)) {
|
|
printf("### No HW ID - assuming SVM SC8xx\n");
|
|
return (0);
|
|
}
|
|
|
|
for (i = 0; i < l; ++i) {
|
|
if (buf[i] == ' ')
|
|
break;
|
|
putc(buf[i]);
|
|
}
|
|
|
|
putc('\n');
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
phys_size_t initdram (int board_type)
|
|
{
|
|
volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
|
|
volatile memctl8xx_t *memctl = &immap->im_memctl;
|
|
long int size_b0 = 0;
|
|
|
|
upmconfig(UPMA, (uint *)sdram_table, sizeof(sdram_table)/sizeof(uint));
|
|
|
|
memctl->memc_mptpr = CONFIG_SYS_MPTPR;
|
|
#if defined (CONFIG_SDRAM_16M)
|
|
memctl->memc_mamr = 0x00802114 | CONFIG_SYS_MxMR_PTx;
|
|
memctl->memc_mcr = 0x80002105; /* SDRAM bank 0 */
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002830;
|
|
udelay(1);
|
|
memctl->memc_mar = 0x00000088;
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002106;
|
|
udelay(1);
|
|
memctl->memc_or1 = 0xff000a00;
|
|
size_b0 = 0x01000000;
|
|
#elif defined (CONFIG_SDRAM_32M)
|
|
memctl->memc_mamr = 0x00904114 | CONFIG_SYS_MxMR_PTx;
|
|
memctl->memc_mcr = 0x80002105; /* SDRAM bank 0 */
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002830;
|
|
udelay(1);
|
|
memctl->memc_mar = 0x00000088;
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002106;
|
|
udelay(1);
|
|
memctl->memc_or1 = 0xfe000a00;
|
|
size_b0 = 0x02000000;
|
|
#elif defined (CONFIG_SDRAM_64M)
|
|
memctl->memc_mamr = 0x00a04114 | CONFIG_SYS_MxMR_PTx;
|
|
memctl->memc_mcr = 0x80002105; /* SDRAM bank 0 */
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002830;
|
|
udelay(1);
|
|
memctl->memc_mar = 0x00000088;
|
|
udelay(1);
|
|
memctl->memc_mcr = 0x80002106;
|
|
udelay(1);
|
|
memctl->memc_or1 = 0xfc000a00;
|
|
size_b0 = 0x04000000;
|
|
#else
|
|
#error SDRAM size configuration missing.
|
|
#endif
|
|
memctl->memc_br1 = 0x00000081;
|
|
udelay(200);
|
|
return (size_b0 );
|
|
}
|
|
|
|
#if defined(CONFIG_CMD_DOC)
|
|
void doc_init (void)
|
|
{
|
|
doc_probe (CONFIG_SYS_DOC_BASE);
|
|
}
|
|
#endif
|