mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-13 08:27:23 +00:00
77 lines
2.4 KiB
C
77 lines
2.4 KiB
C
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Prafulla Wadaskar <prafulla@marvell.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef _MV88E61XX_H
|
|
#define _MV88E61XX_H
|
|
|
|
#include <miiphy.h>
|
|
|
|
#define MV88E61XX_CPU_PORT 0x5
|
|
|
|
#define MV88E61XX_PHY_TIMEOUT 100000
|
|
|
|
/* port dev-addr (= port + 0x10) */
|
|
#define MV88E61XX_PRT_OFST 0x10
|
|
/* port registers */
|
|
#define MV88E61XX_PCS_CTRL_REG 0x1
|
|
#define MV88E61XX_PRT_CTRL_REG 0x4
|
|
#define MV88E61XX_PRT_VMAP_REG 0x6
|
|
#define MV88E61XX_PRT_VID_REG 0x7
|
|
#define MV88E61XX_RGMII_TIMECTRL_REG 0x1A
|
|
|
|
/* global registers dev-addr */
|
|
#define MV88E61XX_GLBREG_DEVADR 0x1B
|
|
/* global registers */
|
|
#define MV88E61XX_SGSR 0x00
|
|
#define MV88E61XX_SGCR 0x04
|
|
|
|
/* global 2 registers dev-addr */
|
|
#define MV88E61XX_GLB2REG_DEVADR 0x1C
|
|
/* global 2 registers */
|
|
#define MV88E61XX_PHY_CMD 0x18
|
|
#define MV88E61XX_PHY_DATA 0x19
|
|
/* global 2 phy commands */
|
|
#define MV88E61XX_PHY_WRITE_CMD 0x9400
|
|
#define MV88E61XX_PHY_READ_CMD 0x9800
|
|
|
|
#define MV88E61XX_BUSY_OFST 15
|
|
#define MV88E61XX_MODE_OFST 12
|
|
#define MV88E61XX_OP_OFST 10
|
|
#define MV88E61XX_ADDR_OFST 5
|
|
|
|
#ifdef CONFIG_MV88E61XX_MULTICHIP_ADRMODE
|
|
static int mv88e61xx_busychk_multic(char *name, u32 devaddr);
|
|
static void mv88e61xx_switch_write(char *name, u32 phy_adr,
|
|
u32 reg_ofs, u16 data);
|
|
static void mv88e61xx_switch_read(char *name, u32 phy_adr,
|
|
u32 reg_ofs, u16 *data);
|
|
#define wr_switch_reg mv88e61xx_switch_write
|
|
#define rd_switch_reg mv88e61xx_switch_read
|
|
#else
|
|
/* switch appears a s simple PHY and can thus use miiphy */
|
|
#define wr_switch_reg miiphy_write
|
|
#define rd_switch_reg miiphy_read
|
|
#endif /* CONFIG_MV88E61XX_MULTICHIP_ADRMODE */
|
|
|
|
#endif /* _MV88E61XX_H */
|