u-boot/arch/riscv
Bin Meng 9675d92027 riscv: Rename SiFive CLINT to RISC-V ALINT
As the RISC-V ACLINT specification is defined to be backward compatible
with the SiFive CLINT specification, we rename SiFive CLINT to RISC-V
ALINT in the source tree to be future-proof.

Signed-off-by: Bin Meng <bmeng@tinylab.org>
Reviewed-by: Rick Chen <rick@andestech.com>
2023-07-12 13:21:40 +08:00
..
cpu riscv: Rename SiFive CLINT to RISC-V ALINT 2023-07-12 13:21:40 +08:00
dts riscv: dts: starfive: Add support eeprom device tree node 2023-07-12 13:21:40 +08:00
include/asm riscv: Rename SiFive CLINT to RISC-V ALINT 2023-07-12 13:21:40 +08:00
lib riscv: Rename SiFive CLINT to RISC-V ALINT 2023-07-12 13:21:40 +08:00
config.mk riscv: Support CONFIG_REMAKE_ELF 2023-04-20 20:45:08 +08:00
Kconfig riscv: Rename SiFive CLINT to RISC-V ALINT 2023-07-12 13:21:40 +08:00
Makefile riscv: support building double-float modules 2022-10-20 15:22:21 +08:00