mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
1001502545
While converting CONFIG_SYS_[DI]CACHE_OFF to Kconfig, there are instances where these configuration items are conditional on SPL. This commit adds SPL variants of these configuration items, uses CONFIG_IS_ENABLED(), and updates the configurations as required. Acked-by: Alexey Brodkin <abrodkin@synopsys.com> Signed-off-by: Trevor Woerner <trevor@toganlabs.com> [trini: Make the default depend on the setting for full U-Boot, update more zynq hardware] Signed-off-by: Tom Rini <trini@konsulko.com>
117 lines
2 KiB
C
117 lines
2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2017 Andes Technology Corporation
|
|
* Rick Chen, Andes Technology Corporation <rick@andestech.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
void flush_dcache_all(void)
|
|
{
|
|
/*
|
|
* Andes' AX25 does not have a coherence agent. U-Boot must use data
|
|
* cache flush and invalidate functions to keep data in the system
|
|
* coherent.
|
|
* The implementation of the fence instruction in the AX25 flushes the
|
|
* data cache and is used for this purpose.
|
|
*/
|
|
asm volatile ("fence" ::: "memory");
|
|
}
|
|
|
|
void flush_dcache_range(unsigned long start, unsigned long end)
|
|
{
|
|
flush_dcache_all();
|
|
}
|
|
|
|
void invalidate_dcache_range(unsigned long start, unsigned long end)
|
|
{
|
|
flush_dcache_all();
|
|
}
|
|
|
|
void icache_enable(void)
|
|
{
|
|
#if !CONFIG_IS_ENABLED(SYS_ICACHE_OFF)
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"ori t0, t1, 0x1\n\t"
|
|
"csrw mcache_ctl, t0\n\t"
|
|
);
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
void icache_disable(void)
|
|
{
|
|
#if !CONFIG_IS_ENABLED(SYS_ICACHE_OFF)
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"fence.i\n\t"
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"andi t0, t1, ~0x1\n\t"
|
|
"csrw mcache_ctl, t0\n\t"
|
|
);
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
void dcache_enable(void)
|
|
{
|
|
#if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"ori t0, t1, 0x2\n\t"
|
|
"csrw mcache_ctl, t0\n\t"
|
|
);
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
void dcache_disable(void)
|
|
{
|
|
#if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"fence\n\t"
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"andi t0, t1, ~0x2\n\t"
|
|
"csrw mcache_ctl, t0\n\t"
|
|
);
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
int icache_status(void)
|
|
{
|
|
int ret = 0;
|
|
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"andi %0, t1, 0x01\n\t"
|
|
: "=r" (ret)
|
|
:
|
|
: "memory"
|
|
);
|
|
#endif
|
|
|
|
return ret;
|
|
}
|
|
|
|
int dcache_status(void)
|
|
{
|
|
int ret = 0;
|
|
|
|
#ifdef CONFIG_RISCV_NDS_CACHE
|
|
asm volatile (
|
|
"csrr t1, mcache_ctl\n\t"
|
|
"andi %0, t1, 0x02\n\t"
|
|
: "=r" (ret)
|
|
:
|
|
: "memory"
|
|
);
|
|
#endif
|
|
|
|
return ret;
|
|
}
|