mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
431047955b
B4860QDS requires DDRC2 has 0 as base address and DDRC1 has higher address. This is the requirement for DSP cores to run in 32-bit address space. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> |
||
---|---|---|
.. | ||
b4860qds.c | ||
b4860qds.h | ||
b4860qds_crossbar_con.h | ||
b4860qds_qixis.h | ||
ddr.c | ||
eth_b4860qds.c | ||
law.c | ||
Makefile | ||
pci.c | ||
tlb.c |