mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
686 lines
15 KiB
Text
686 lines
15 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
|
//
|
|
// Device Tree Source for UniPhier LD20 SoC
|
|
//
|
|
// Copyright (C) 2015-2016 Socionext Inc.
|
|
// Author: Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/gpio/uniphier-gpio.h>
|
|
#include <dt-bindings/thermal/thermal.h>
|
|
|
|
/memreserve/ 0x80000000 0x02000000;
|
|
|
|
/ {
|
|
compatible = "socionext,uniphier-ld20";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&gic>;
|
|
|
|
cpus {
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&cpu0>;
|
|
};
|
|
core1 {
|
|
cpu = <&cpu1>;
|
|
};
|
|
};
|
|
|
|
cluster1 {
|
|
core0 {
|
|
cpu = <&cpu2>;
|
|
};
|
|
core1 {
|
|
cpu = <&cpu3>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a72", "arm,armv8";
|
|
reg = <0 0x000>;
|
|
clocks = <&sys_clk 32>;
|
|
enable-method = "psci";
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a72", "arm,armv8";
|
|
reg = <0 0x001>;
|
|
clocks = <&sys_clk 32>;
|
|
enable-method = "psci";
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
cpu2: cpu@100 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
reg = <0 0x100>;
|
|
clocks = <&sys_clk 33>;
|
|
enable-method = "psci";
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
cpu3: cpu@101 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
reg = <0 0x101>;
|
|
clocks = <&sys_clk 33>;
|
|
enable-method = "psci";
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
};
|
|
};
|
|
|
|
cluster0_opp: opp-table0 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp-250000000 {
|
|
opp-hz = /bits/ 64 <250000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-275000000 {
|
|
opp-hz = /bits/ 64 <275000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-500000000 {
|
|
opp-hz = /bits/ 64 <500000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-550000000 {
|
|
opp-hz = /bits/ 64 <550000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-666667000 {
|
|
opp-hz = /bits/ 64 <666667000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-733334000 {
|
|
opp-hz = /bits/ 64 <733334000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-1000000000 {
|
|
opp-hz = /bits/ 64 <1000000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-1100000000 {
|
|
opp-hz = /bits/ 64 <1100000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
};
|
|
|
|
cluster1_opp: opp-table1 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp-250000000 {
|
|
opp-hz = /bits/ 64 <250000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-275000000 {
|
|
opp-hz = /bits/ 64 <275000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-500000000 {
|
|
opp-hz = /bits/ 64 <500000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-550000000 {
|
|
opp-hz = /bits/ 64 <550000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-666667000 {
|
|
opp-hz = /bits/ 64 <666667000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-733334000 {
|
|
opp-hz = /bits/ 64 <733334000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-1000000000 {
|
|
opp-hz = /bits/ 64 <1000000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
opp-1100000000 {
|
|
opp-hz = /bits/ 64 <1100000000>;
|
|
clock-latency-ns = <300>;
|
|
};
|
|
};
|
|
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
clocks {
|
|
refclk: ref {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
|
|
emmc_pwrseq: emmc-pwrseq {
|
|
compatible = "mmc-pwrseq-emmc";
|
|
reset-gpios = <&gpio UNIPHIER_GPIO_PORT(3, 2) GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <1 13 4>,
|
|
<1 14 4>,
|
|
<1 11 4>,
|
|
<1 10 4>;
|
|
};
|
|
|
|
thermal-zones {
|
|
cpu-thermal {
|
|
polling-delay-passive = <250>; /* 250ms */
|
|
polling-delay = <1000>; /* 1000ms */
|
|
thermal-sensors = <&pvtctl>;
|
|
|
|
trips {
|
|
cpu_crit: cpu-crit {
|
|
temperature = <110000>; /* 110C */
|
|
hysteresis = <2000>;
|
|
type = "critical";
|
|
};
|
|
cpu_alert: cpu-alert {
|
|
temperature = <100000>; /* 100C */
|
|
hysteresis = <2000>;
|
|
type = "passive";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map0 {
|
|
trip = <&cpu_alert>;
|
|
cooling-device = <&cpu0
|
|
THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
map1 {
|
|
trip = <&cpu_alert>;
|
|
cooling-device = <&cpu2
|
|
THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
soc@0 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
|
|
serial0: serial@54006800 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006800 0x40>;
|
|
interrupts = <0 33 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart0>;
|
|
clocks = <&peri_clk 0>;
|
|
clock-frequency = <58820000>;
|
|
resets = <&peri_rst 0>;
|
|
};
|
|
|
|
serial1: serial@54006900 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006900 0x40>;
|
|
interrupts = <0 35 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
clocks = <&peri_clk 1>;
|
|
clock-frequency = <58820000>;
|
|
resets = <&peri_rst 1>;
|
|
};
|
|
|
|
serial2: serial@54006a00 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006a00 0x40>;
|
|
interrupts = <0 37 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
|
clocks = <&peri_clk 2>;
|
|
clock-frequency = <58820000>;
|
|
resets = <&peri_rst 2>;
|
|
};
|
|
|
|
serial3: serial@54006b00 {
|
|
compatible = "socionext,uniphier-uart";
|
|
status = "disabled";
|
|
reg = <0x54006b00 0x40>;
|
|
interrupts = <0 177 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
|
clocks = <&peri_clk 3>;
|
|
clock-frequency = <58820000>;
|
|
resets = <&peri_rst 3>;
|
|
};
|
|
|
|
gpio: gpio@55000000 {
|
|
compatible = "socionext,uniphier-gpio";
|
|
reg = <0x55000000 0x200>;
|
|
interrupt-parent = <&aidet>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&pinctrl 0 0 0>,
|
|
<&pinctrl 96 0 0>,
|
|
<&pinctrl 160 0 0>;
|
|
gpio-ranges-group-names = "gpio_range0",
|
|
"gpio_range1",
|
|
"gpio_range2";
|
|
ngpios = <205>;
|
|
socionext,interrupt-ranges = <0 48 16>, <16 154 5>,
|
|
<21 217 3>;
|
|
};
|
|
|
|
audio@56000000 {
|
|
compatible = "socionext,uniphier-ld20-aio";
|
|
reg = <0x56000000 0x80000>;
|
|
interrupts = <0 144 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_aout1>,
|
|
<&pinctrl_aoutiec1>;
|
|
clock-names = "aio";
|
|
clocks = <&sys_clk 40>;
|
|
reset-names = "aio";
|
|
resets = <&sys_rst 40>;
|
|
#sound-dai-cells = <1>;
|
|
socionext,syscon = <&soc_glue>;
|
|
|
|
i2s_port0: port@0 {
|
|
i2s_hdmi: endpoint {
|
|
};
|
|
};
|
|
|
|
i2s_port1: port@1 {
|
|
i2s_pcmin2: endpoint {
|
|
};
|
|
};
|
|
|
|
i2s_port2: port@2 {
|
|
i2s_line: endpoint {
|
|
dai-format = "i2s";
|
|
remote-endpoint = <&evea_line>;
|
|
};
|
|
};
|
|
|
|
i2s_port3: port@3 {
|
|
i2s_hpcmout1: endpoint {
|
|
};
|
|
};
|
|
|
|
i2s_port4: port@4 {
|
|
i2s_hp: endpoint {
|
|
dai-format = "i2s";
|
|
remote-endpoint = <&evea_hp>;
|
|
};
|
|
};
|
|
|
|
spdif_port0: port@5 {
|
|
spdif_hiecout1: endpoint {
|
|
};
|
|
};
|
|
|
|
src_port0: port@6 {
|
|
i2s_epcmout2: endpoint {
|
|
};
|
|
};
|
|
|
|
src_port1: port@7 {
|
|
i2s_epcmout3: endpoint {
|
|
};
|
|
};
|
|
|
|
comp_spdif_port0: port@8 {
|
|
comp_spdif_hiecout1: endpoint {
|
|
};
|
|
};
|
|
};
|
|
|
|
codec@57900000 {
|
|
compatible = "socionext,uniphier-evea";
|
|
reg = <0x57900000 0x1000>;
|
|
clock-names = "evea", "exiv";
|
|
clocks = <&sys_clk 41>, <&sys_clk 42>;
|
|
reset-names = "evea", "exiv", "adamv";
|
|
resets = <&sys_rst 41>, <&sys_rst 42>, <&adamv_rst 0>;
|
|
#sound-dai-cells = <1>;
|
|
|
|
port@0 {
|
|
evea_line: endpoint {
|
|
remote-endpoint = <&i2s_line>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
evea_hp: endpoint {
|
|
remote-endpoint = <&i2s_hp>;
|
|
};
|
|
};
|
|
};
|
|
|
|
adamv@57920000 {
|
|
compatible = "socionext,uniphier-ld20-adamv",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x57920000 0x1000>;
|
|
|
|
adamv_rst: reset {
|
|
compatible = "socionext,uniphier-ld20-adamv-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
};
|
|
|
|
i2c0: i2c@58780000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
status = "disabled";
|
|
reg = <0x58780000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 41 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c0>;
|
|
clocks = <&peri_clk 4>;
|
|
resets = <&peri_rst 4>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c1: i2c@58781000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
status = "disabled";
|
|
reg = <0x58781000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 42 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
|
clocks = <&peri_clk 5>;
|
|
resets = <&peri_rst 5>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c2: i2c@58782000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
reg = <0x58782000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 43 4>;
|
|
clocks = <&peri_clk 6>;
|
|
resets = <&peri_rst 6>;
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
i2c3: i2c@58783000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
status = "disabled";
|
|
reg = <0x58783000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 44 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
|
clocks = <&peri_clk 7>;
|
|
resets = <&peri_rst 7>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c4: i2c@58784000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
status = "disabled";
|
|
reg = <0x58784000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 45 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c4>;
|
|
clocks = <&peri_clk 8>;
|
|
resets = <&peri_rst 8>;
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c5: i2c@58785000 {
|
|
compatible = "socionext,uniphier-fi2c";
|
|
reg = <0x58785000 0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <0 25 4>;
|
|
clocks = <&peri_clk 9>;
|
|
resets = <&peri_rst 9>;
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
system_bus: system-bus@58c00000 {
|
|
compatible = "socionext,uniphier-system-bus";
|
|
status = "disabled";
|
|
reg = <0x58c00000 0x400>;
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_system_bus>;
|
|
};
|
|
|
|
smpctrl@59801000 {
|
|
compatible = "socionext,uniphier-smpctrl";
|
|
reg = <0x59801000 0x400>;
|
|
};
|
|
|
|
sdctrl@59810000 {
|
|
compatible = "socionext,uniphier-ld20-sdctrl",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x59810000 0x400>;
|
|
|
|
sd_clk: clock {
|
|
compatible = "socionext,uniphier-ld20-sd-clock";
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
sd_rst: reset {
|
|
compatible = "socionext,uniphier-ld20-sd-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
};
|
|
|
|
perictrl@59820000 {
|
|
compatible = "socionext,uniphier-ld20-perictrl",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x59820000 0x200>;
|
|
|
|
peri_clk: clock {
|
|
compatible = "socionext,uniphier-ld20-peri-clock";
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
peri_rst: reset {
|
|
compatible = "socionext,uniphier-ld20-peri-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
};
|
|
|
|
emmc: sdhc@5a000000 {
|
|
compatible = "socionext,uniphier-sd4hc", "cdns,sd4hc";
|
|
reg = <0x5a000000 0x400>;
|
|
interrupts = <0 78 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_emmc_1v8>;
|
|
clocks = <&sys_clk 4>;
|
|
resets = <&sys_rst 4>;
|
|
bus-width = <8>;
|
|
mmc-ddr-1_8v;
|
|
mmc-hs200-1_8v;
|
|
mmc-pwrseq = <&emmc_pwrseq>;
|
|
cdns,phy-input-delay-legacy = <4>;
|
|
cdns,phy-input-delay-mmc-highspeed = <2>;
|
|
cdns,phy-input-delay-mmc-ddr = <3>;
|
|
cdns,phy-dll-delay-sdclk = <21>;
|
|
cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
|
};
|
|
|
|
sd: sdhc@5a400000 {
|
|
compatible = "socionext,uniphier-sdhc";
|
|
status = "disabled";
|
|
reg = <0x5a400000 0x800>;
|
|
interrupts = <0 76 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_sd>;
|
|
clocks = <&sd_clk 0>;
|
|
reset-names = "host";
|
|
resets = <&sd_rst 0>;
|
|
bus-width = <4>;
|
|
cap-sd-highspeed;
|
|
};
|
|
|
|
soc_glue: soc-glue@5f800000 {
|
|
compatible = "socionext,uniphier-ld20-soc-glue",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x5f800000 0x2000>;
|
|
|
|
pinctrl: pinctrl {
|
|
compatible = "socionext,uniphier-ld20-pinctrl";
|
|
};
|
|
};
|
|
|
|
soc-glue@5f900000 {
|
|
compatible = "socionext,uniphier-ld20-soc-glue-debug",
|
|
"simple-mfd";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0x5f900000 0x2000>;
|
|
|
|
efuse@100 {
|
|
compatible = "socionext,uniphier-efuse";
|
|
reg = <0x100 0x28>;
|
|
};
|
|
|
|
efuse@200 {
|
|
compatible = "socionext,uniphier-efuse";
|
|
reg = <0x200 0x68>;
|
|
};
|
|
};
|
|
|
|
aidet: aidet@5fc20000 {
|
|
compatible = "socionext,uniphier-ld20-aidet";
|
|
reg = <0x5fc20000 0x200>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|
|
|
|
gic: interrupt-controller@5fe00000 {
|
|
compatible = "arm,gic-v3";
|
|
reg = <0x5fe00000 0x10000>, /* GICD */
|
|
<0x5fe80000 0x80000>; /* GICR */
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupts = <1 9 4>;
|
|
};
|
|
|
|
sysctrl@61840000 {
|
|
compatible = "socionext,uniphier-ld20-sysctrl",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x61840000 0x10000>;
|
|
|
|
sys_clk: clock {
|
|
compatible = "socionext,uniphier-ld20-clock";
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
sys_rst: reset {
|
|
compatible = "socionext,uniphier-ld20-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
watchdog {
|
|
compatible = "socionext,uniphier-wdt";
|
|
};
|
|
|
|
pvtctl: pvtctl {
|
|
compatible = "socionext,uniphier-ld20-thermal";
|
|
interrupts = <0 3 4>;
|
|
#thermal-sensor-cells = <0>;
|
|
socionext,tmod-calibration = <0x0f22 0x68ee>;
|
|
};
|
|
};
|
|
|
|
eth: ethernet@65000000 {
|
|
compatible = "socionext,uniphier-ld20-ave4";
|
|
status = "disabled";
|
|
reg = <0x65000000 0x8500>;
|
|
interrupts = <0 66 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ether_rgmii>;
|
|
clocks = <&sys_clk 6>;
|
|
resets = <&sys_rst 6>;
|
|
phy-mode = "rgmii";
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
|
|
mdio: mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
|
|
usb: usb@65b00000 {
|
|
compatible = "socionext,uniphier-ld20-dwc3";
|
|
reg = <0x65b00000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usb0>, <&pinctrl_usb1>,
|
|
<&pinctrl_usb2>, <&pinctrl_usb3>;
|
|
dwc3@65a00000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x65a00000 0x10000>;
|
|
interrupts = <0 134 4>;
|
|
dr_mode = "host";
|
|
tx-fifo-resize;
|
|
};
|
|
};
|
|
|
|
nand: nand@68000000 {
|
|
compatible = "socionext,uniphier-denali-nand-v5b";
|
|
status = "disabled";
|
|
reg-names = "nand_data", "denali_reg";
|
|
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
|
|
interrupts = <0 65 4>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_nand>;
|
|
clocks = <&sys_clk 2>;
|
|
resets = <&sys_rst 2>;
|
|
};
|
|
};
|
|
};
|
|
|
|
#include "uniphier-pinctrl.dtsi"
|
|
|
|
&pinctrl_aout1 {
|
|
drive-strength = <4>; /* default: 3.5mA */
|
|
|
|
ao1dacck {
|
|
pins = "AO1DACCK";
|
|
drive-strength = <5>; /* 5mA */
|
|
};
|
|
};
|
|
|
|
&pinctrl_aoutiec1 {
|
|
drive-strength = <4>; /* default: 3.5mA */
|
|
|
|
ao1arc {
|
|
pins = "AO1ARC";
|
|
drive-strength = <11>; /* 11mA */
|
|
};
|
|
};
|