mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 14:10:43 +00:00
8e2e601c5f
This adds support for the ASUS C201, a RK3288-based clamshell device. The device tree comes from linus's linux tree at 3f16503b7d2274ac8cbab11163047ac0b4c66cfe. The SDRAM parameters are for 4GB Samsung LPDDR3, decoded from coreboot's src/mainboard/google/veyron/sdram_inf/sdram-lpddr3-samsung-4GB.inc Signed-off-by: Marty E. Plummer <hanetzer@startmail.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
100 lines
2.6 KiB
Text
100 lines
2.6 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
CONFIG_SYS_TEXT_BASE=0x00100000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_ROCKCHIP_RK3288=y
|
|
# CONFIG_SPL_MMC_SUPPORT is not set
|
|
CONFIG_TARGET_CHROMEBOOK_SPEEDY=y
|
|
CONFIG_DEBUG_UART_BASE=0xff690000
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
CONFIG_SPL_STACK_R_ADDR=0x80000
|
|
CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
|
CONFIG_SPL_SPI_SUPPORT=y
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
# CONFIG_ANDROID_BOOT_IMAGE is not set
|
|
CONFIG_SILENT_CONSOLE=y
|
|
CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-speedy.dtb"
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_SF_TEST=y
|
|
CONFIG_CMD_SPI=y
|
|
CONFIG_CMD_USB=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_PMIC=y
|
|
CONFIG_CMD_REGULATOR=y
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_SPL_PARTITION_UUIDS=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-speedy"
|
|
CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
CONFIG_SPL_OF_PLATDATA=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SPL_REGMAP=y
|
|
CONFIG_SYSCON=y
|
|
CONFIG_SPL_SYSCON=y
|
|
# CONFIG_SPL_SIMPLE_BUS is not set
|
|
CONFIG_CLK=y
|
|
CONFIG_SPL_CLK=y
|
|
CONFIG_FASTBOOT_FLASH=y
|
|
CONFIG_FASTBOOT_FLASH_MMC_DEV=0
|
|
CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
CONFIG_I2C_CROS_EC_TUNNEL=y
|
|
CONFIG_SYS_I2C_ROCKCHIP=y
|
|
CONFIG_I2C_MUX=y
|
|
CONFIG_DM_KEYBOARD=y
|
|
CONFIG_CROS_EC_KEYB=y
|
|
CONFIG_CROS_EC=y
|
|
CONFIG_CROS_EC_SPI=y
|
|
CONFIG_PWRSEQ=y
|
|
CONFIG_MMC_DW=y
|
|
CONFIG_MMC_DW_ROCKCHIP=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
# CONFIG_SPL_PINCTRL_FULL is not set
|
|
CONFIG_PINCTRL_ROCKCHIP_RK3288=y
|
|
CONFIG_DM_PMIC=y
|
|
# CONFIG_SPL_PMIC_CHILDREN is not set
|
|
CONFIG_PMIC_RK8XX=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_REGULATOR_RK8XX=y
|
|
CONFIG_PWM_ROCKCHIP=y
|
|
CONFIG_RAM=y
|
|
CONFIG_SPL_RAM=y
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
CONFIG_ROCKCHIP_SERIAL=y
|
|
CONFIG_ROCKCHIP_SPI=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_USB=y
|
|
CONFIG_ROCKCHIP_USB2_PHY=y
|
|
CONFIG_USB_STORAGE=y
|
|
CONFIG_USB_GADGET=y
|
|
CONFIG_USB_GADGET_MANUFACTURER="Rockchip"
|
|
CONFIG_USB_GADGET_VENDOR_NUM=0x2207
|
|
CONFIG_USB_GADGET_PRODUCT_NUM=0x320a
|
|
CONFIG_USB_GADGET_DWC2_OTG=y
|
|
CONFIG_USB_FUNCTION_MASS_STORAGE=y
|
|
CONFIG_DM_VIDEO=y
|
|
CONFIG_CONSOLE_TRUETYPE=y
|
|
CONFIG_DISPLAY=y
|
|
CONFIG_VIDEO_ROCKCHIP=y
|
|
CONFIG_DISPLAY_ROCKCHIP_EDP=y
|
|
CONFIG_DISPLAY_ROCKCHIP_HDMI=y
|
|
# CONFIG_USE_PRIVATE_LIBGCC is not set
|
|
CONFIG_USE_TINY_PRINTF=y
|
|
CONFIG_CMD_DHRYSTONE=y
|
|
CONFIG_ERRNO_STR=y
|
|
# CONFIG_SPL_OF_LIBFDT is not set
|