mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 07:43:07 +00:00
a4fc6ee9e7
The reset_cpu() implementation is basically the same across Gen3 SoCs and identical across Gen4 SoCs. Introduce weak default for reset_cpu(), so that it does not have to be duplicated in every board file again. There is a slight difference for CA53 only systems, like E3 and D3, which now check MIDR for CPU ID first just like the other systems, but this is OK since the MIDR always returns CA53 core type and the correct reset register is written. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
67 lines
1.2 KiB
C
67 lines
1.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* board/renesas/whitehawk/whitehawk.c
|
|
* This file is White Hawk board support.
|
|
*
|
|
* Copyright (C) 2021 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/rmobile.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/processor.h>
|
|
#include <linux/errno.h>
|
|
#include <asm/system.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static void init_generic_timer(void)
|
|
{
|
|
const u32 freq = CONFIG_SYS_CLK_FREQ;
|
|
|
|
/* Update memory mapped and register based freqency */
|
|
asm volatile ("msr cntfrq_el0, %0" :: "r" (freq));
|
|
writel(freq, CNTFID0);
|
|
|
|
/* Enable counter */
|
|
setbits_le32(CNTCR_BASE, CNTCR_EN);
|
|
}
|
|
|
|
static void init_gic_v3(void)
|
|
{
|
|
/* GIC v3 power on */
|
|
writel(BIT(1), GICR_LPI_PWRR);
|
|
|
|
/* Wait till the WAKER_CA_BIT changes to 0 */
|
|
clrbits_le32(GICR_LPI_WAKER, BIT(1));
|
|
while (readl(GICR_LPI_WAKER) & BIT(2))
|
|
;
|
|
|
|
writel(0xffffffff, GICR_SGI_BASE + GICR_IGROUPR0);
|
|
}
|
|
|
|
void s_init(void)
|
|
{
|
|
if (current_el() == 3)
|
|
init_generic_timer();
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/* Unlock CPG access */
|
|
writel(0x5A5AFFFF, CPGWPR);
|
|
writel(0xA5A50000, CPGWPCR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
if (current_el() == 3)
|
|
init_gic_v3();
|
|
|
|
return 0;
|
|
}
|