mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
fb6038390e
Based on commit 980066e6d964 ("dt-bindings: phy: dp83867: Add documentation
for disabling clock output") of mainline linux kernel.
The clock output is generally only used for testing and development and not
used to daisy-chain PHYs. It's just a source of RF noise afterward.
Add a mux value for "off". I've added it as another enumeration to the
output property. In the actual PHY, the mux and the output enable are
independently controllable. However, it doesn't seem useful to be able
to describe the mux setting when the output is disabled.
Document that PHY's default setting will be left as is if the property
is omitted.
Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
50 lines
1.7 KiB
C
50 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* TI DP83867 PHY drivers
|
|
*
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_TI_DP83867_H
|
|
#define _DT_BINDINGS_TI_DP83867_H
|
|
|
|
/* PHY CTRL bits */
|
|
#define DP83867_PHYCR_FIFO_DEPTH_3_B_NIB 0x00
|
|
#define DP83867_PHYCR_FIFO_DEPTH_4_B_NIB 0x01
|
|
#define DP83867_PHYCR_FIFO_DEPTH_6_B_NIB 0x02
|
|
#define DP83867_PHYCR_FIFO_DEPTH_8_B_NIB 0x03
|
|
|
|
/* RGMIIDCTL internal delay for rx and tx */
|
|
#define DP83867_RGMIIDCTL_250_PS 0x0
|
|
#define DP83867_RGMIIDCTL_500_PS 0x1
|
|
#define DP83867_RGMIIDCTL_750_PS 0x2
|
|
#define DP83867_RGMIIDCTL_1_NS 0x3
|
|
#define DP83867_RGMIIDCTL_1_25_NS 0x4
|
|
#define DP83867_RGMIIDCTL_1_50_NS 0x5
|
|
#define DP83867_RGMIIDCTL_1_75_NS 0x6
|
|
#define DP83867_RGMIIDCTL_2_00_NS 0x7
|
|
#define DP83867_RGMIIDCTL_2_25_NS 0x8
|
|
#define DP83867_RGMIIDCTL_2_50_NS 0x9
|
|
#define DP83867_RGMIIDCTL_2_75_NS 0xa
|
|
#define DP83867_RGMIIDCTL_3_00_NS 0xb
|
|
#define DP83867_RGMIIDCTL_3_25_NS 0xc
|
|
#define DP83867_RGMIIDCTL_3_50_NS 0xd
|
|
#define DP83867_RGMIIDCTL_3_75_NS 0xe
|
|
#define DP83867_RGMIIDCTL_4_00_NS 0xf
|
|
|
|
/* IO_MUX_CFG - Clock output selection */
|
|
#define DP83867_CLK_O_SEL_CHN_A_RCLK 0x0
|
|
#define DP83867_CLK_O_SEL_CHN_B_RCLK 0x1
|
|
#define DP83867_CLK_O_SEL_CHN_C_RCLK 0x2
|
|
#define DP83867_CLK_O_SEL_CHN_D_RCLK 0x3
|
|
#define DP83867_CLK_O_SEL_CHN_A_RCLK_DIV5 0x4
|
|
#define DP83867_CLK_O_SEL_CHN_B_RCLK_DIV5 0x5
|
|
#define DP83867_CLK_O_SEL_CHN_C_RCLK_DIV5 0x6
|
|
#define DP83867_CLK_O_SEL_CHN_D_RCLK_DIV5 0x7
|
|
#define DP83867_CLK_O_SEL_CHN_A_TCLK 0x8
|
|
#define DP83867_CLK_O_SEL_CHN_B_TCLK 0x9
|
|
#define DP83867_CLK_O_SEL_CHN_C_TCLK 0xA
|
|
#define DP83867_CLK_O_SEL_CHN_D_TCLK 0xB
|
|
#define DP83867_CLK_O_SEL_REF_CLK 0xC
|
|
/* Special flag to indicate clock should be off */
|
|
#define DP83867_CLK_O_SEL_OFF 0xFFFFFFFF
|
|
#endif
|