mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 07:43:07 +00:00
31d34c6c4b
Add support of SerDes framework for Layerscape Architecture.
- Add support of 2 SerDes block
- Add SerDes protocol parsing and detection
- Create table of SerDes protocol supported by LS2085A
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
|
||
|---|---|---|
| .. | ||
| cpu.c | ||
| cpu.h | ||
| fdt.c | ||
| fsl_lsch3_serdes.c | ||
| lowlevel.S | ||
| ls2085a_serdes.c | ||
| Makefile | ||
| mp.c | ||
| mp.h | ||
| README | ||
| soc.c | ||
| speed.c | ||
| speed.h | ||
# # Copyright 2014 Freescale Semiconductor # # SPDX-License-Identifier: GPL-2.0+ # Freescale LayerScape with Chassis Generation 3 This architecture supports Freescale ARMv8 SoCs with Chassis generation 3, for example LS2085A. Flash Layout ============ A typical layout of various images (including Linux and other firmware images) is shown below considering a 32MB NOR flash device: ------------------------- | linux | ------------------------- ----> 0x0120_0000 | Debug Server | ------------------------- ----> 0x00C0_0000 | AIOP SW | ------------------------- ----> 0x0070_0000 | MC FW | ------------------------- ----> 0x006C_0000 | MC Data Path Layout | ------------------------- ----> 0x0020_0000 | BootLoader | ------------------------- ----> 0x0000_1000 | PBI | ------------------------- ----> 0x0000_0080 | RCW | ------------------------- ----> 0x0000_0000 32-MB NOR flash layout