mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 01:17:39 +00:00
6e7df1d151
At this point, the remaining places where we have a symbol that is defined as CONFIG_... are in fairly odd locations. While as much dead code has been removed as possible, some of these locations are simply less obvious at first. In other cases, this code is used, but was defined in such a way as to have been missed by earlier checks. Perform a rename of all such remaining symbols to be CFG_... rather than CONFIG_... Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
92 lines
2.2 KiB
C
92 lines
2.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2014 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <net.h>
|
|
#include <netdev.h>
|
|
#include <asm/fsl_serdes.h>
|
|
#include <asm/immap_85xx.h>
|
|
#include <fm_eth.h>
|
|
#include <fsl_mdio.h>
|
|
#include <malloc.h>
|
|
#include <fsl_dtsec.h>
|
|
#include <vsc9953.h>
|
|
|
|
#include "../common/fman.h"
|
|
|
|
int board_eth_init(struct bd_info *bis)
|
|
{
|
|
#ifdef CONFIG_FMAN_ENET
|
|
struct memac_mdio_info memac_mdio_info;
|
|
unsigned int i;
|
|
int phy_addr = 0;
|
|
|
|
printf("Initializing Fman\n");
|
|
|
|
memac_mdio_info.regs =
|
|
(struct memac_mdio_controller *)CFG_SYS_FM1_DTSEC_MDIO_ADDR;
|
|
memac_mdio_info.name = DEFAULT_FM_MDIO_NAME;
|
|
|
|
/* Register the real 1G MDIO bus */
|
|
fm_memac_mdio_init(bis, &memac_mdio_info);
|
|
|
|
/*
|
|
* Program on board RGMII, SGMII PHY addresses.
|
|
*/
|
|
for (i = FM1_DTSEC1; i < FM1_DTSEC1 + CFG_SYS_NUM_FM1_DTSEC; i++) {
|
|
int idx = i - FM1_DTSEC1;
|
|
|
|
switch (fm_info_get_enet_if(i)) {
|
|
#ifdef CONFIG_TARGET_T1042D4RDB
|
|
case PHY_INTERFACE_MODE_SGMII:
|
|
/* T1042D4RDB supports SGMII on DTSEC1, DTSEC2
|
|
* & DTSEC3
|
|
*/
|
|
if (FM1_DTSEC1 == i)
|
|
phy_addr = CFG_SYS_SGMII1_PHY_ADDR;
|
|
if (FM1_DTSEC2 == i)
|
|
phy_addr = CFG_SYS_SGMII2_PHY_ADDR;
|
|
if (FM1_DTSEC3 == i)
|
|
phy_addr = CFG_SYS_SGMII3_PHY_ADDR;
|
|
fm_info_set_phy_address(i, phy_addr);
|
|
break;
|
|
#endif
|
|
case PHY_INTERFACE_MODE_RGMII:
|
|
case PHY_INTERFACE_MODE_RGMII_TXID:
|
|
case PHY_INTERFACE_MODE_RGMII_RXID:
|
|
case PHY_INTERFACE_MODE_RGMII_ID:
|
|
if (FM1_DTSEC4 == i)
|
|
phy_addr = CFG_SYS_RGMII1_PHY_ADDR;
|
|
if (FM1_DTSEC5 == i)
|
|
phy_addr = CFG_SYS_RGMII2_PHY_ADDR;
|
|
fm_info_set_phy_address(i, phy_addr);
|
|
break;
|
|
case PHY_INTERFACE_MODE_QSGMII:
|
|
fm_info_set_phy_address(i, 0);
|
|
break;
|
|
case PHY_INTERFACE_MODE_NA:
|
|
fm_info_set_phy_address(i, 0);
|
|
break;
|
|
default:
|
|
printf("Fman1: DTSEC%u set to unknown interface %i\n",
|
|
idx + 1, fm_info_get_enet_if(i));
|
|
fm_info_set_phy_address(i, 0);
|
|
break;
|
|
}
|
|
if (fm_info_get_enet_if(i) == PHY_INTERFACE_MODE_QSGMII ||
|
|
fm_info_get_enet_if(i) == PHY_INTERFACE_MODE_NA)
|
|
fm_info_set_mdio(i, NULL);
|
|
else
|
|
fm_info_set_mdio(i,
|
|
miiphy_get_dev_by_name(
|
|
DEFAULT_FM_MDIO_NAME));
|
|
}
|
|
|
|
|
|
cpu_eth_init(bis);
|
|
#endif
|
|
|
|
return pci_eth_init(bis);
|
|
}
|