mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-13 14:53:06 +00:00
53f27dda29
Add clock tables for R8A779G0 V4H SoC from Linux next
commit 058f4df42121 ("Add linux-next specific files for 20230228")
There is an adjustment to the clock tables to make them easier suitable
for U-Boot, PLL2 is not treated as GEN4 PLL type PLL2_VAR, but rather a
plain PLL2. This should be sufficient until PLL2_VAR is implemented in
the clock core.
Reviewed-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
[Marek: Sync with Linux next 20230228 . Update from CLK to CPG core driver
Treat PLL2 as non-PLL2_VAR for now]
24 lines
1.1 KiB
Makefile
24 lines
1.1 KiB
Makefile
obj-$(CONFIG_CLK_RENESAS) += renesas-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_RCAR_CPG_LIB) += rcar-cpg-lib.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN2) += clk-rcar-gen2.o
|
|
obj-$(CONFIG_CLK_R8A774A1) += r8a774a1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774B1) += r8a774b1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774C0) += r8a774c0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774E1) += r8a774e1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7790) += r8a7790-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7791) += r8a7791-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7792) += r8a7792-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7793) += r8a7791-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7794) += r8a7794-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN3) += clk-rcar-gen3.o
|
|
obj-$(CONFIG_CLK_R8A7795) += r8a7795-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77960) += r8a7796-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77961) += r8a7796-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77965) += r8a77965-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77970) += r8a77970-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77980) += r8a77980-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77990) += r8a77990-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779A0) += r8a779a0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779F0) += r8a779f0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779G0) += r8a779g0-cpg-mssr.o
|