mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 17:58:23 +00:00
c7be3e5a79
As discussed at [1], the Amlogic Meson GX SoCs can embed a BL31 firmware and a secondary BL32 firmware. Since mid-2017, the reserved memory address of the BL31 firmware was moved and grown for security reasons. But mainline U-Boot and Linux has the old address and size fixed. These SoCs have a register interface to get the two firmware reserved memory start and sizes. This patch adds a dynamic reservation of the memory zones in the device tree bootmem reserved memory zone used by the kernel in early boot. To be complete, the memory zones are also added to the EFI reserved zones. Depends on patchset "Add support for Amlogic GXL Based SBCs" at [2]. [1] http://lists.infradead.org/pipermail/linux-amlogic/2017-October/004860.html [2] http://lists.infradead.org/pipermail/linux-amlogic/2017-November/005410.html Changes since v1: - switched the #if to if(IS_ENABLED()) to compile all code paths - renamed function to meson_board_add_reserved_memory() - added a mem.h header with comment - updated all boards ft_board_setup() Changes since RFC v2: - reduced preprocessor load - kept Odroid-C2 static memory mapping as exception Changes since RFC v1: - switch to fdt rsv mem table and efi reserve memory - replaced in_le32 by readl() Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> [trini: Fix warning on khadas-vim over missing <asm/arch/mem.h> Signed-off-by: Tom Rini <trini@konsulko.com>
36 lines
915 B
Text
36 lines
915 B
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_MESON=y
|
|
CONFIG_MESON_GXL=y
|
|
CONFIG_TARGET_P212=y
|
|
CONFIG_IDENT_STRING=" p212"
|
|
CONFIG_DEFAULT_DEVICE_TREE="meson-gxl-s905x-p212"
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_ENV_IS_NOWHERE=y
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
|
# CONFIG_CMD_BDI is not set
|
|
# CONFIG_CMD_IMI is not set
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_LOADS is not set
|
|
CONFIG_CMD_MMC=y
|
|
# CONFIG_CMD_FPGA is not set
|
|
CONFIG_CMD_GPIO=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_MMC_MESON_GX=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_PHY_MESON_GXL=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_PINCTRL_MESON_GXL=y
|
|
CONFIG_DEBUG_UART_MESON=y
|
|
CONFIG_DEBUG_UART_BASE=0xc81004c0
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
|
CONFIG_DEBUG_UART_SKIP_INIT=y
|
|
CONFIG_MESON_SERIAL=y
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|