mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
6e7df1d151
At this point, the remaining places where we have a symbol that is defined as CONFIG_... are in fairly odd locations. While as much dead code has been removed as possible, some of these locations are simply less obvious at first. In other cases, this code is used, but was defined in such a way as to have been missed by earlier checks. Perform a rename of all such remaining symbols to be CFG_... rather than CONFIG_... Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
34 lines
748 B
C
34 lines
748 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
*
|
|
* Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
|
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
|
*/
|
|
|
|
/* CPU specific interrupt routine */
|
|
#include <common.h>
|
|
#include <irq_func.h>
|
|
#include <asm/immap.h>
|
|
#include <asm/io.h>
|
|
|
|
int interrupt_init(void)
|
|
{
|
|
int0_t *intp = (int0_t *) (CFG_SYS_INTR_BASE);
|
|
|
|
/* Make sure all interrupts are disabled */
|
|
setbits_be32(&intp->imrl0, 0x1);
|
|
|
|
enable_interrupts();
|
|
return 0;
|
|
}
|
|
|
|
#if defined(CONFIG_MCFTMR)
|
|
void dtimer_intr_setup(void)
|
|
{
|
|
int0_t *intp = (int0_t *) (CFG_SYS_INTR_BASE);
|
|
|
|
out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI);
|
|
clrbits_be32(&intp->imrl0, INTC_IPRL_INT0);
|
|
clrbits_be32(&intp->imrl0, CFG_SYS_TMRINTR_MASK);
|
|
}
|
|
#endif
|