mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
71a95e2efd
Linux commit 246450344dad arm64: dts: rockchip: rk3399: Radxa ROCK 4C+ Add support for Radxa ROCK 4C+ SBC. Key differences of 4C+ compared to previous ROCK Pi 4. - Rockchip RK3399-T SoC - DP from 4C replaced with micro HDMI 2K@60fps - 4-lane MIPI DSI with 1920*1080 - RK817 Audio codec Also, an official naming convention from Radxa mention to remove Pi from board name, so this 4C+ is named as Radxa ROCK 4C+ not Radxa ROCK Pi 4C+. Signed-off-by: Stephen Chen <stephen@radxa.com> Signed-off-by: Manoj Sai <abbaraju.manojsai@amarulasolutions.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: FUKAUMI Naoki <naoki@radxa.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
114 lines
2.2 KiB
Text
114 lines
2.2 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd
|
|
* Copyright (c) 2022 Radxa Limited
|
|
*/
|
|
|
|
/ {
|
|
cluster0_opp: opp-table-0 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <408000000>;
|
|
opp-microvolt = <875000 875000 1250000>;
|
|
clock-latency-ns = <40000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <875000 875000 1250000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <816000000>;
|
|
opp-microvolt = <900000 900000 1250000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <1008000000>;
|
|
opp-microvolt = <975000 975000 1250000>;
|
|
};
|
|
};
|
|
|
|
cluster1_opp: opp-table-1 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <408000000>;
|
|
opp-microvolt = <875000 875000 1250000>;
|
|
clock-latency-ns = <40000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <875000 875000 1250000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <816000000>;
|
|
opp-microvolt = <875000 875000 1250000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <1008000000>;
|
|
opp-microvolt = <925000 925000 1250000>;
|
|
};
|
|
opp04 {
|
|
opp-hz = /bits/ 64 <1200000000>;
|
|
opp-microvolt = <1000000 1000000 1250000>;
|
|
};
|
|
opp05 {
|
|
opp-hz = /bits/ 64 <1416000000>;
|
|
opp-microvolt = <1075000 1075000 1250000>;
|
|
};
|
|
opp06 {
|
|
opp-hz = /bits/ 64 <1512000000>;
|
|
opp-microvolt = <1150000 1150000 1250000>;
|
|
};
|
|
};
|
|
|
|
gpu_opp_table: opp-table-2 {
|
|
compatible = "operating-points-v2";
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
opp-microvolt = <875000 875000 1150000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <300000000>;
|
|
opp-microvolt = <875000 875000 1150000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
opp-microvolt = <875000 875000 1150000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <975000 975000 1150000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&cpu_l0 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l1 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l2 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l3 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_b0 {
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
};
|
|
|
|
&cpu_b1 {
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
};
|
|
|
|
&gpu {
|
|
operating-points-v2 = <&gpu_opp_table>;
|
|
};
|