mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 11:00:15 +00:00
cc11d5c4ba
TPL max size is limited to 184 KB, SPL is loaded to 0x0 and TF-A is loaded to 0x40000, this limit SPL max size to 256 KB. With BootRom only reading first 2 KB per 4 KB page of SPI flash, 880 KB may be needed for TPL+SPL in a worst-case scenario. (184 KB + 256 KB) x 2 = 880 KB Use 0xE0000 (896 KB) as the payload offset in SPI flash, this allows for a payload of 3168 KB before env offset start to overlap. Also add CONFIG_ROCKCHIP_SPI_IMAGE=y to build a bootable SPI flash image, u-boot-rockchip-spi.bin. Signed-off-by: Jonas Karlman <jonas@kwiboo.se> Reviewed-by: Quentin Schulz <foss+u-boot@0leil.net> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
35 lines
503 B
Text
35 lines
503 B
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Peter Robinson <pbrobinson at gmail.com>
|
|
*/
|
|
|
|
#include "rk3399-u-boot.dtsi"
|
|
#include "rk3399-sdram-lpddr4-100.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
u-boot,spl-boot-order = "same-as-spl", &sdhci, &spiflash, &sdmmc;
|
|
};
|
|
};
|
|
|
|
&edp {
|
|
rockchip,panel = <&edp_panel>;
|
|
};
|
|
|
|
&sdhci {
|
|
max-frequency = <25000000>;
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc {
|
|
max-frequency = <20000000>;
|
|
bootph-all;
|
|
};
|
|
|
|
&spiflash {
|
|
bootph-all;
|
|
};
|
|
|
|
&vdd_log {
|
|
regulator-init-microvolt = <950000>;
|
|
};
|