mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
4e5114daf9
Synchronise device tree with linux v5.19-rc5. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
426 lines
9.7 KiB
Text
426 lines
9.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2021 Collabora Ltd.
|
|
* Copyright 2021 BSH Hausgeraete GmbH
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "imx8mn.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = &uart4;
|
|
};
|
|
|
|
fec_supply: fec-supply-en {
|
|
compatible = "regulator-fixed";
|
|
vin-supply = <&buck4_reg>;
|
|
regulator-name = "tja1101_en";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&gpio2 20 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
usdhc2_pwrseq: usdhc2-pwrseq {
|
|
compatible = "mmc-pwrseq-simple";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usdhc2_pwrseq>;
|
|
reset-gpios = <&gpio4 27 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&A53_0 {
|
|
cpu-supply = <&buck2_reg>;
|
|
};
|
|
|
|
&A53_1 {
|
|
cpu-supply = <&buck2_reg>;
|
|
};
|
|
|
|
&A53_2 {
|
|
cpu-supply = <&buck2_reg>;
|
|
};
|
|
|
|
&A53_3 {
|
|
cpu-supply = <&buck2_reg>;
|
|
};
|
|
|
|
&ecspi2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_espi2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&fec1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_fec1>;
|
|
phy-mode = "rmii";
|
|
phy-handle = <ðphy0>;
|
|
phy-supply = <&fec_supply>;
|
|
fsl,magic-packet;
|
|
status = "okay";
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
reset-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
|
|
reset-assert-us = <20>;
|
|
reset-deassert-us = <2000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
|
status = "okay";
|
|
|
|
bd71847: pmic@4b {
|
|
compatible = "rohm,bd71847";
|
|
reg = <0x4b>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pmic>;
|
|
interrupt-parent = <&gpio1>;
|
|
interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
|
|
rohm,reset-snvs-powered;
|
|
|
|
#clock-cells = <0>;
|
|
clocks = <&osc_32k 0>;
|
|
clock-output-names = "clk-32k-out";
|
|
|
|
regulators {
|
|
buck1_reg: BUCK1 {
|
|
/* PMIC_BUCK1 - VDD_SOC */
|
|
regulator-name = "buck1";
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-ramp-delay = <1250>;
|
|
};
|
|
|
|
buck2_reg: BUCK2 {
|
|
/* PMIC_BUCK2 - VDD_ARM */
|
|
regulator-name = "buck2";
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-ramp-delay = <1250>;
|
|
};
|
|
|
|
buck3_reg: BUCK3 {
|
|
/* PMIC_BUCK5 - VDD_DRAM_VPU_GPU */
|
|
regulator-name = "buck3";
|
|
regulator-min-microvolt = <700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck4_reg: BUCK4 {
|
|
/* PMIC_BUCK6 - VDD_3V3 */
|
|
regulator-name = "buck4";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck5_reg: BUCK5 {
|
|
/* PMIC_BUCK7 - VDD_1V8 */
|
|
regulator-name = "buck5";
|
|
regulator-min-microvolt = <1605000>;
|
|
regulator-max-microvolt = <1995000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck6_reg: BUCK6 {
|
|
/* PMIC_BUCK8 - NVCC_DRAM */
|
|
regulator-name = "buck6";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo1_reg: LDO1 {
|
|
/* PMIC_LDO1 - NVCC_SNVS_1V8 */
|
|
regulator-name = "ldo1";
|
|
regulator-min-microvolt = <1600000>;
|
|
regulator-max-microvolt = <1900000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo2_reg: LDO2 {
|
|
/* PMIC_LDO2 - VDD_SNVS_0V8 */
|
|
regulator-name = "ldo2";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <900000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo3_reg: LDO3 {
|
|
/* PMIC_LDO3 - VDDA_1V8 */
|
|
regulator-name = "ldo3";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo4_reg: LDO4 {
|
|
/* PMIC_LDO4 - VDD_MIPI_0V9 */
|
|
regulator-name = "ldo4";
|
|
regulator-min-microvolt = <900000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo6_reg: LDO6 {
|
|
/* PMIC_LDO6 - VDD_MIPI_1V2 */
|
|
regulator-name = "ldo6";
|
|
regulator-min-microvolt = <900000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c3 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c4 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c4>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
|
assigned-clocks = <&clk IMX8MN_CLK_UART3>;
|
|
assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
|
|
uart-has-rtscts;
|
|
status = "okay";
|
|
|
|
bluetooth {
|
|
compatible = "brcm,bcm43438-bt";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_bluetooth>;
|
|
shutdown-gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
|
|
device-wakeup-gpios = <&gpio1 18 GPIO_ACTIVE_HIGH>;
|
|
host-wakeup-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
|
|
max-speed = <3000000>;
|
|
};
|
|
};
|
|
|
|
/* Console */
|
|
&uart4 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart4>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg1 {
|
|
dr_mode = "peripheral";
|
|
disable-over-current;
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
pinctrl-0 = <&pinctrl_usdhc2>;
|
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
|
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
|
|
mmc-pwrseq = <&usdhc2_pwrseq>;
|
|
bus-width = <4>;
|
|
non-removable;
|
|
status = "okay";
|
|
|
|
brcmf: bcrmf@1 {
|
|
compatible = "brcm,bcm4329-fmac";
|
|
reg = <1>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_wlan>;
|
|
interrupt-parent = <&gpio1>;
|
|
interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "host-wake";
|
|
};
|
|
};
|
|
|
|
&wdog1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_wdog>;
|
|
fsl,ext-reset-output;
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_bluetooth: bluetoothgrp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x044 /* BT_REG_ON */
|
|
MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18 0x046 /* BT_DEV_WAKE */
|
|
MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28 0x090 /* BT_HOST_WAKE */
|
|
>;
|
|
};
|
|
|
|
pinctrl_espi2: espi2grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x082
|
|
MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x082
|
|
MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x082
|
|
MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0 0x040
|
|
>;
|
|
};
|
|
|
|
pinctrl_fec1: fec1grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_ENET_MDC_ENET1_MDC 0x002
|
|
MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO 0x002
|
|
MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x090
|
|
MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x090
|
|
MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER 0x090
|
|
MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x016
|
|
MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x016
|
|
MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK 0x016
|
|
MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x016
|
|
MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x090
|
|
MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER 0x016
|
|
MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12 0x150 /* RMII_INT - ENET_INT */
|
|
MX8MN_IOMUXC_SD2_WP_GPIO2_IO20 0x150 /* RMII_EN - ENET_EN */
|
|
MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x016 /* RMII_WAKE - GPIO_ENET_WAKE */
|
|
MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29 0x016 /* RMII_RESET - GPIO_ENET_RST */
|
|
>;
|
|
};
|
|
|
|
pinctrl_i2c1: i2c1grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x400000c2
|
|
MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA 0x400000c2
|
|
>;
|
|
};
|
|
|
|
pinctrl_i2c3: i2c3grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL 0x400000c2
|
|
MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA 0x400000c2
|
|
>;
|
|
};
|
|
|
|
pinctrl_i2c4: i2c4grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL 0x400000c2
|
|
MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA 0x400000c2
|
|
>;
|
|
};
|
|
|
|
pinctrl_pmic: pmicirq {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x040
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart2: uart2grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX 0x040
|
|
MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX 0x040
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX 0x040
|
|
MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX 0x040
|
|
MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B 0x040
|
|
MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B 0x040
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart4: uart4grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX 0x040
|
|
MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX 0x040
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2: usdhc2grp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x090
|
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x0d0
|
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x0d0
|
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x0d0
|
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x0d0
|
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x0d0
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x094
|
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x0d4
|
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x0d4
|
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x0d4
|
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x0d4
|
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x0d4
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x096
|
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x0d6
|
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x0d6
|
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x0d6
|
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x0d6
|
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x0d6
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_pwrseq: usdhc2pwrseqgrp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27 0x040 /* WL_REG_ON */
|
|
>;
|
|
};
|
|
|
|
pinctrl_wdog: wdoggrp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0x046
|
|
>;
|
|
};
|
|
|
|
pinctrl_wlan: wlangrp {
|
|
fsl,pins = <
|
|
MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x0d6 /* GPIO_0 - WIFI_GPIO_0 */
|
|
MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x0d6 /* GPIO_1 - WIFI_GPIO_1 */
|
|
MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4 0x0d6 /* BT_GPIO_5 - WIFI_GPIO_5 */
|
|
MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4 0x0d6 /* I2S_CLK - WIFI_GPIO_6 */
|
|
>;
|
|
};
|
|
};
|