Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-25 22:20:45 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/board/pm854
History
Trent Piepho a5d212a263 mpc8xxx: LCRR[CLKDIV] is sometimes five bits 
On newer CPUs, 8536, 8572, and 8610, the CLKDIV field of LCRR is five bits
instead of four.

In order to avoid an ifdef, LCRR_CLKDIV is set to 0x1f on all systems.  It
should be safe as the fifth bit was defined as reserved and set to 0.

Code that was using a hard coded 0x0f is changed to use LCRR_CLKDIV.

Signed-off-by: Trent Piepho <tpiepho@freescale.com>
Acked-by: Kumar Gala <galak@kernel.crashing.org>
Acked-by: Jon Loeliger <jdl@freescale.com>
2008-12-19 18:20:25 -06:00
..
config.mk Patches by Josef Wagner, 29 Oct 2004: 2005-04-03 22:35:21 +00:00
ddr.c Pass dimm parameters to populate populate controller options 2008-10-18 21:54:04 +02:00
law.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
Makefile FSL DDR: Convert PM854 to new DDR code. 2008-08-27 11:43:51 -05:00
pm854.c mpc8xxx: LCRR[CLKDIV] is sometimes five bits 2008-12-19 18:20:25 -06:00
tlb.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
u-boot.lds Align end of bss by 4 bytes 2008-11-18 23:13:16 +01:00