mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
0ddabb6830
Currently for all Qcom SoCs/boards there are separate compatibles for GPIO and pinctrl. But this is inconsistent with official (upstream) Linux bindings which requires only a single compatible "qcom,<SoC name>-pinctrl" and there is no such compatible property as "qcom,tlmm-<SoC name>". So fix this inconsistency for Qcom SoCs in order to comply with upstream DT bindings. This is done via removing compatibles from "msm_gpio" driver and via binding to "msm_gpio" driver from pinctrl driver in case "gpio-controller" property is specified for pinctrl node. Suggested-by: Stephan Gerhold <stephan@gerhold.net> Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
160 lines
4 KiB
C
160 lines
4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* TLMM driver for Qualcomm APQ8016, APQ8096
|
|
*
|
|
* (C) Copyright 2018 Ramon Fried <ramon.fried@gmail.com>
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <errno.h>
|
|
#include <asm/io.h>
|
|
#include <dm/device_compat.h>
|
|
#include <dm/lists.h>
|
|
#include <dm/pinctrl.h>
|
|
#include <linux/bitops.h>
|
|
#include "pinctrl-snapdragon.h"
|
|
|
|
struct msm_pinctrl_priv {
|
|
phys_addr_t base;
|
|
struct msm_pinctrl_data *data;
|
|
};
|
|
|
|
#define GPIO_CONFIG_OFFSET(x) ((x) * 0x1000)
|
|
#define TLMM_GPIO_PULL_MASK GENMASK(1, 0)
|
|
#define TLMM_FUNC_SEL_MASK GENMASK(5, 2)
|
|
#define TLMM_DRV_STRENGTH_MASK GENMASK(8, 6)
|
|
#define TLMM_GPIO_DISABLE BIT(9)
|
|
|
|
static const struct pinconf_param msm_conf_params[] = {
|
|
{ "drive-strength", PIN_CONFIG_DRIVE_STRENGTH, 3 },
|
|
{ "bias-disable", PIN_CONFIG_BIAS_DISABLE, 0 },
|
|
};
|
|
|
|
static int msm_get_functions_count(struct udevice *dev)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
return priv->data->functions_count;
|
|
}
|
|
|
|
static int msm_get_pins_count(struct udevice *dev)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
return priv->data->pin_count;
|
|
}
|
|
|
|
static const char *msm_get_function_name(struct udevice *dev,
|
|
unsigned int selector)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
return priv->data->get_function_name(dev, selector);
|
|
}
|
|
|
|
static int msm_pinctrl_probe(struct udevice *dev)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
priv->base = dev_read_addr(dev);
|
|
priv->data = (struct msm_pinctrl_data *)dev->driver_data;
|
|
|
|
return priv->base == FDT_ADDR_T_NONE ? -EINVAL : 0;
|
|
}
|
|
|
|
static const char *msm_get_pin_name(struct udevice *dev, unsigned int selector)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
return priv->data->get_pin_name(dev, selector);
|
|
}
|
|
|
|
static int msm_pinmux_set(struct udevice *dev, unsigned int pin_selector,
|
|
unsigned int func_selector)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
clrsetbits_le32(priv->base + GPIO_CONFIG_OFFSET(pin_selector),
|
|
TLMM_FUNC_SEL_MASK | TLMM_GPIO_DISABLE,
|
|
priv->data->get_function_mux(func_selector) << 2);
|
|
return 0;
|
|
}
|
|
|
|
static int msm_pinconf_set(struct udevice *dev, unsigned int pin_selector,
|
|
unsigned int param, unsigned int argument)
|
|
{
|
|
struct msm_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_DRIVE_STRENGTH:
|
|
clrsetbits_le32(priv->base + GPIO_CONFIG_OFFSET(pin_selector),
|
|
TLMM_DRV_STRENGTH_MASK, argument << 6);
|
|
break;
|
|
case PIN_CONFIG_BIAS_DISABLE:
|
|
clrbits_le32(priv->base + GPIO_CONFIG_OFFSET(pin_selector),
|
|
TLMM_GPIO_PULL_MASK);
|
|
break;
|
|
default:
|
|
return 0;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct pinctrl_ops msm_pinctrl_ops = {
|
|
.get_pins_count = msm_get_pins_count,
|
|
.get_pin_name = msm_get_pin_name,
|
|
.set_state = pinctrl_generic_set_state,
|
|
.pinmux_set = msm_pinmux_set,
|
|
.pinconf_num_params = ARRAY_SIZE(msm_conf_params),
|
|
.pinconf_params = msm_conf_params,
|
|
.pinconf_set = msm_pinconf_set,
|
|
.get_functions_count = msm_get_functions_count,
|
|
.get_function_name = msm_get_function_name,
|
|
};
|
|
|
|
static int msm_pinctrl_bind(struct udevice *dev)
|
|
{
|
|
ofnode node = dev_ofnode(dev);
|
|
const char *name;
|
|
int ret;
|
|
|
|
ofnode_get_property(node, "gpio-controller", &ret);
|
|
if (ret < 0)
|
|
return 0;
|
|
|
|
/* Get the name of gpio node */
|
|
name = ofnode_get_name(node);
|
|
if (!name)
|
|
return -EINVAL;
|
|
|
|
/* Bind gpio node */
|
|
ret = device_bind_driver_to_node(dev, "gpio_msm",
|
|
name, node, NULL);
|
|
if (ret)
|
|
return ret;
|
|
|
|
dev_dbg(dev, "bind %s\n", name);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id msm_pinctrl_ids[] = {
|
|
{ .compatible = "qcom,msm8916-pinctrl", .data = (ulong)&apq8016_data },
|
|
{ .compatible = "qcom,msm8996-pinctrl", .data = (ulong)&apq8096_data },
|
|
{ .compatible = "qcom,sdm845-pinctrl", .data = (ulong)&sdm845_data },
|
|
{ .compatible = "qcom,qcs404-pinctrl", .data = (ulong)&qcs404_data },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(pinctrl_snapdraon) = {
|
|
.name = "pinctrl_msm",
|
|
.id = UCLASS_PINCTRL,
|
|
.of_match = msm_pinctrl_ids,
|
|
.priv_auto = sizeof(struct msm_pinctrl_priv),
|
|
.ops = &msm_pinctrl_ops,
|
|
.probe = msm_pinctrl_probe,
|
|
.bind = msm_pinctrl_bind,
|
|
};
|