mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
c23f3157d6
Add function to parse FIMD data from device tree. The driver still supports non-DT case. Define panel_info statically in some file if you are not using DT. If you have defined DT node for FIMD, panel_info will be filled using the bindings of FIMD DT node. Signed-off-by: Ajay Kumar <ajaykumar.rs@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
377 lines
10 KiB
C
377 lines
10 KiB
C
/*
|
|
* Copyright (C) 2012 Samsung Electronics
|
|
*
|
|
* Author: InKi Dae <inki.dae@samsung.com>
|
|
* Author: Donghwa Lee <dh09.lee@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <lcd.h>
|
|
#include <div64.h>
|
|
#include <fdtdec.h>
|
|
#include <libfdt.h>
|
|
#include <asm/arch/clk.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include "exynos_fb.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static unsigned long *lcd_base_addr;
|
|
static vidinfo_t *pvid;
|
|
static struct exynos_fb *fimd_ctrl;
|
|
|
|
void exynos_fimd_lcd_init_mem(u_long screen_base, u_long fb_size,
|
|
u_long palette_size)
|
|
{
|
|
lcd_base_addr = (unsigned long *)screen_base;
|
|
}
|
|
|
|
static void exynos_fimd_set_dualrgb(unsigned int enabled)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
if (enabled) {
|
|
cfg = EXYNOS_DUALRGB_BYPASS_DUAL | EXYNOS_DUALRGB_LINESPLIT |
|
|
EXYNOS_DUALRGB_VDEN_EN_ENABLE;
|
|
|
|
/* in case of Line Split mode, MAIN_CNT doesn't neet to set. */
|
|
cfg |= EXYNOS_DUALRGB_SUB_CNT(pvid->vl_col / 2) |
|
|
EXYNOS_DUALRGB_MAIN_CNT(0);
|
|
}
|
|
|
|
writel(cfg, &fimd_ctrl->dualrgb);
|
|
}
|
|
|
|
static void exynos_fimd_set_dp_clkcon(unsigned int enabled)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
if (enabled)
|
|
cfg = EXYNOS_DP_CLK_ENABLE;
|
|
|
|
writel(cfg, &fimd_ctrl->dp_mie_clkcon);
|
|
}
|
|
|
|
static void exynos_fimd_set_par(unsigned int win_id)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
/* set window control */
|
|
cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
|
|
cfg &= ~(EXYNOS_WINCON_BITSWP_ENABLE | EXYNOS_WINCON_BYTESWP_ENABLE |
|
|
EXYNOS_WINCON_HAWSWP_ENABLE | EXYNOS_WINCON_WSWP_ENABLE |
|
|
EXYNOS_WINCON_BURSTLEN_MASK | EXYNOS_WINCON_BPPMODE_MASK |
|
|
EXYNOS_WINCON_INRGB_MASK | EXYNOS_WINCON_DATAPATH_MASK);
|
|
|
|
/* DATAPATH is DMA */
|
|
cfg |= EXYNOS_WINCON_DATAPATH_DMA;
|
|
|
|
if (pvid->logo_on) /* To get proprietary LOGO */
|
|
cfg |= EXYNOS_WINCON_WSWP_ENABLE;
|
|
else /* To get output console on LCD */
|
|
cfg |= EXYNOS_WINCON_HAWSWP_ENABLE;
|
|
|
|
/* dma burst is 16 */
|
|
cfg |= EXYNOS_WINCON_BURSTLEN_16WORD;
|
|
|
|
if (pvid->logo_on) /* To get proprietary LOGO */
|
|
cfg |= EXYNOS_WINCON_BPPMODE_24BPP_888;
|
|
else /* To get output console on LCD */
|
|
cfg |= EXYNOS_WINCON_BPPMODE_16BPP_565;
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
|
|
/* set window position to x=0, y=0*/
|
|
cfg = EXYNOS_VIDOSD_LEFT_X(0) | EXYNOS_VIDOSD_TOP_Y(0);
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidosd0a +
|
|
EXYNOS_VIDOSD(win_id));
|
|
|
|
cfg = EXYNOS_VIDOSD_RIGHT_X(pvid->vl_col - 1) |
|
|
EXYNOS_VIDOSD_BOTTOM_Y(pvid->vl_row - 1) |
|
|
EXYNOS_VIDOSD_RIGHT_X_E(1) |
|
|
EXYNOS_VIDOSD_BOTTOM_Y_E(0);
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidosd0b +
|
|
EXYNOS_VIDOSD(win_id));
|
|
|
|
/* set window size for window0*/
|
|
cfg = EXYNOS_VIDOSD_SIZE(pvid->vl_col * pvid->vl_row);
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidosd0c +
|
|
EXYNOS_VIDOSD(win_id));
|
|
}
|
|
|
|
static void exynos_fimd_set_buffer_address(unsigned int win_id)
|
|
{
|
|
unsigned long start_addr, end_addr;
|
|
|
|
start_addr = (unsigned long)lcd_base_addr;
|
|
end_addr = start_addr + ((pvid->vl_col * (NBITS(pvid->vl_bpix) / 8)) *
|
|
pvid->vl_row);
|
|
|
|
writel(start_addr, (unsigned int)&fimd_ctrl->vidw00add0b0 +
|
|
EXYNOS_BUFFER_OFFSET(win_id));
|
|
writel(end_addr, (unsigned int)&fimd_ctrl->vidw00add1b0 +
|
|
EXYNOS_BUFFER_OFFSET(win_id));
|
|
}
|
|
|
|
static void exynos_fimd_set_clock(vidinfo_t *pvid)
|
|
{
|
|
unsigned int cfg = 0, div = 0, remainder, remainder_div;
|
|
unsigned long pixel_clock;
|
|
unsigned long long src_clock;
|
|
|
|
if (pvid->dual_lcd_enabled) {
|
|
pixel_clock = pvid->vl_freq *
|
|
(pvid->vl_hspw + pvid->vl_hfpd +
|
|
pvid->vl_hbpd + pvid->vl_col / 2) *
|
|
(pvid->vl_vspw + pvid->vl_vfpd +
|
|
pvid->vl_vbpd + pvid->vl_row);
|
|
} else if (pvid->interface_mode == FIMD_CPU_INTERFACE) {
|
|
pixel_clock = pvid->vl_freq *
|
|
pvid->vl_width * pvid->vl_height *
|
|
(pvid->cs_setup + pvid->wr_setup +
|
|
pvid->wr_act + pvid->wr_hold + 1);
|
|
} else {
|
|
pixel_clock = pvid->vl_freq *
|
|
(pvid->vl_hspw + pvid->vl_hfpd +
|
|
pvid->vl_hbpd + pvid->vl_col) *
|
|
(pvid->vl_vspw + pvid->vl_vfpd +
|
|
pvid->vl_vbpd + pvid->vl_row);
|
|
}
|
|
|
|
cfg = readl(&fimd_ctrl->vidcon0);
|
|
cfg &= ~(EXYNOS_VIDCON0_CLKSEL_MASK | EXYNOS_VIDCON0_CLKVALUP_MASK |
|
|
EXYNOS_VIDCON0_CLKVAL_F(0xFF) | EXYNOS_VIDCON0_VCLKEN_MASK |
|
|
EXYNOS_VIDCON0_CLKDIR_MASK);
|
|
cfg |= (EXYNOS_VIDCON0_CLKSEL_SCLK | EXYNOS_VIDCON0_CLKVALUP_ALWAYS |
|
|
EXYNOS_VIDCON0_VCLKEN_NORMAL | EXYNOS_VIDCON0_CLKDIR_DIVIDED);
|
|
|
|
src_clock = (unsigned long long) get_lcd_clk();
|
|
|
|
/* get quotient and remainder. */
|
|
remainder = do_div(src_clock, pixel_clock);
|
|
div = src_clock;
|
|
|
|
remainder *= 10;
|
|
remainder_div = remainder / pixel_clock;
|
|
|
|
/* round about one places of decimals. */
|
|
if (remainder_div >= 5)
|
|
div++;
|
|
|
|
/* in case of dual lcd mode. */
|
|
if (pvid->dual_lcd_enabled)
|
|
div--;
|
|
|
|
cfg |= EXYNOS_VIDCON0_CLKVAL_F(div - 1);
|
|
writel(cfg, &fimd_ctrl->vidcon0);
|
|
}
|
|
|
|
void exynos_set_trigger(void)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
cfg = readl(&fimd_ctrl->trigcon);
|
|
|
|
cfg |= (EXYNOS_I80SOFT_TRIG_EN | EXYNOS_I80START_TRIG);
|
|
|
|
writel(cfg, &fimd_ctrl->trigcon);
|
|
}
|
|
|
|
int exynos_is_i80_frame_done(void)
|
|
{
|
|
unsigned int cfg = 0;
|
|
int status;
|
|
|
|
cfg = readl(&fimd_ctrl->trigcon);
|
|
|
|
/* frame done func is valid only when TRIMODE[0] is set to 1. */
|
|
status = (cfg & EXYNOS_I80STATUS_TRIG_DONE) ==
|
|
EXYNOS_I80STATUS_TRIG_DONE;
|
|
|
|
return status;
|
|
}
|
|
|
|
static void exynos_fimd_lcd_on(void)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
/* display on */
|
|
cfg = readl(&fimd_ctrl->vidcon0);
|
|
cfg |= (EXYNOS_VIDCON0_ENVID_ENABLE | EXYNOS_VIDCON0_ENVID_F_ENABLE);
|
|
writel(cfg, &fimd_ctrl->vidcon0);
|
|
}
|
|
|
|
static void exynos_fimd_window_on(unsigned int win_id)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
/* enable window */
|
|
cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
cfg |= EXYNOS_WINCON_ENWIN_ENABLE;
|
|
writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
|
|
cfg = readl(&fimd_ctrl->winshmap);
|
|
cfg |= EXYNOS_WINSHMAP_CH_ENABLE(win_id);
|
|
writel(cfg, &fimd_ctrl->winshmap);
|
|
}
|
|
|
|
void exynos_fimd_lcd_off(void)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
cfg = readl(&fimd_ctrl->vidcon0);
|
|
cfg &= (EXYNOS_VIDCON0_ENVID_DISABLE | EXYNOS_VIDCON0_ENVID_F_DISABLE);
|
|
writel(cfg, &fimd_ctrl->vidcon0);
|
|
}
|
|
|
|
void exynos_fimd_window_off(unsigned int win_id)
|
|
{
|
|
unsigned int cfg = 0;
|
|
|
|
cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
cfg &= EXYNOS_WINCON_ENWIN_DISABLE;
|
|
writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
|
|
EXYNOS_WINCON(win_id));
|
|
|
|
cfg = readl(&fimd_ctrl->winshmap);
|
|
cfg &= ~EXYNOS_WINSHMAP_CH_DISABLE(win_id);
|
|
writel(cfg, &fimd_ctrl->winshmap);
|
|
}
|
|
|
|
|
|
void exynos_fimd_lcd_init(vidinfo_t *vid)
|
|
{
|
|
unsigned int cfg = 0, rgb_mode;
|
|
unsigned int offset;
|
|
#ifdef CONFIG_OF_CONTROL
|
|
unsigned int node;
|
|
|
|
node = fdtdec_next_compatible(gd->fdt_blob,
|
|
0, COMPAT_SAMSUNG_EXYNOS_FIMD);
|
|
if (node <= 0)
|
|
debug("exynos_fb: Can't get device node for fimd\n");
|
|
|
|
fimd_ctrl = (struct exynos_fb *)fdtdec_get_addr(gd->fdt_blob,
|
|
node, "reg");
|
|
if (fimd_ctrl == NULL)
|
|
debug("Can't get the FIMD base address\n");
|
|
#endif
|
|
fimd_ctrl = (struct exynos_fb *)samsung_get_base_fimd();
|
|
|
|
offset = exynos_fimd_get_base_offset();
|
|
|
|
/* store panel info to global variable */
|
|
pvid = vid;
|
|
|
|
rgb_mode = vid->rgb_mode;
|
|
|
|
if (vid->interface_mode == FIMD_RGB_INTERFACE) {
|
|
cfg |= EXYNOS_VIDCON0_VIDOUT_RGB;
|
|
writel(cfg, &fimd_ctrl->vidcon0);
|
|
|
|
cfg = readl(&fimd_ctrl->vidcon2);
|
|
cfg &= ~(EXYNOS_VIDCON2_WB_MASK |
|
|
EXYNOS_VIDCON2_TVFORMATSEL_MASK |
|
|
EXYNOS_VIDCON2_TVFORMATSEL_YUV_MASK);
|
|
cfg |= EXYNOS_VIDCON2_WB_DISABLE;
|
|
writel(cfg, &fimd_ctrl->vidcon2);
|
|
|
|
/* set polarity */
|
|
cfg = 0;
|
|
if (!pvid->vl_clkp)
|
|
cfg |= EXYNOS_VIDCON1_IVCLK_RISING_EDGE;
|
|
if (!pvid->vl_hsp)
|
|
cfg |= EXYNOS_VIDCON1_IHSYNC_INVERT;
|
|
if (!pvid->vl_vsp)
|
|
cfg |= EXYNOS_VIDCON1_IVSYNC_INVERT;
|
|
if (!pvid->vl_dp)
|
|
cfg |= EXYNOS_VIDCON1_IVDEN_INVERT;
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidcon1 + offset);
|
|
|
|
/* set timing */
|
|
cfg = EXYNOS_VIDTCON0_VFPD(pvid->vl_vfpd - 1);
|
|
cfg |= EXYNOS_VIDTCON0_VBPD(pvid->vl_vbpd - 1);
|
|
cfg |= EXYNOS_VIDTCON0_VSPW(pvid->vl_vspw - 1);
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidtcon0 + offset);
|
|
|
|
cfg = EXYNOS_VIDTCON1_HFPD(pvid->vl_hfpd - 1);
|
|
cfg |= EXYNOS_VIDTCON1_HBPD(pvid->vl_hbpd - 1);
|
|
cfg |= EXYNOS_VIDTCON1_HSPW(pvid->vl_hspw - 1);
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidtcon1 + offset);
|
|
|
|
/* set lcd size */
|
|
cfg = EXYNOS_VIDTCON2_HOZVAL(pvid->vl_col - 1) |
|
|
EXYNOS_VIDTCON2_LINEVAL(pvid->vl_row - 1) |
|
|
EXYNOS_VIDTCON2_HOZVAL_E(pvid->vl_col - 1) |
|
|
EXYNOS_VIDTCON2_LINEVAL_E(pvid->vl_row - 1);
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidtcon2 + offset);
|
|
}
|
|
|
|
/* set display mode */
|
|
cfg = readl(&fimd_ctrl->vidcon0);
|
|
cfg &= ~EXYNOS_VIDCON0_PNRMODE_MASK;
|
|
cfg |= (rgb_mode << EXYNOS_VIDCON0_PNRMODE_SHIFT);
|
|
writel(cfg, &fimd_ctrl->vidcon0);
|
|
|
|
/* set par */
|
|
exynos_fimd_set_par(pvid->win_id);
|
|
|
|
/* set memory address */
|
|
exynos_fimd_set_buffer_address(pvid->win_id);
|
|
|
|
/* set buffer size */
|
|
cfg = EXYNOS_VIDADDR_PAGEWIDTH(pvid->vl_col * NBITS(pvid->vl_bpix) / 8) |
|
|
EXYNOS_VIDADDR_PAGEWIDTH_E(pvid->vl_col * NBITS(pvid->vl_bpix) / 8) |
|
|
EXYNOS_VIDADDR_OFFSIZE(0) |
|
|
EXYNOS_VIDADDR_OFFSIZE_E(0);
|
|
|
|
writel(cfg, (unsigned int)&fimd_ctrl->vidw00add2 +
|
|
EXYNOS_BUFFER_SIZE(pvid->win_id));
|
|
|
|
/* set clock */
|
|
exynos_fimd_set_clock(pvid);
|
|
|
|
/* set rgb mode to dual lcd. */
|
|
exynos_fimd_set_dualrgb(pvid->dual_lcd_enabled);
|
|
|
|
/* display on */
|
|
exynos_fimd_lcd_on();
|
|
|
|
/* window on */
|
|
exynos_fimd_window_on(pvid->win_id);
|
|
|
|
exynos_fimd_set_dp_clkcon(pvid->dp_enabled);
|
|
}
|
|
|
|
unsigned long exynos_fimd_calc_fbsize(void)
|
|
{
|
|
return pvid->vl_col * pvid->vl_row * (NBITS(pvid->vl_bpix) / 8);
|
|
}
|