mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-10-01 03:42:17 +00:00
88132e0a28
reset reason can be used several stages of U-Boot bootloader like SPL, U-Boot proper based on the requirements. Clearing the status register end of get_reset_cause will end up showing the wrong reset cause when it read the second time. For example, if board resets, SPL reads the reset status as RST whereas U-Boot proper reads the status as POR. However, based on the latest testing clearing reset status won't be required for determine the last reset cause or following resets. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
33 lines
702 B
C
33 lines
702 B
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* (C) Copyright 2019 Amarula Solutions.
|
|
* Author: Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#ifndef _ROCKCHIP_CLOCK_H
|
|
#define _ROCKCHIP_CLOCK_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/bitops.h>
|
|
#endif
|
|
|
|
#if defined(CONFIG_ROCKCHIP_RK3288)
|
|
# include <asm/arch-rockchip/cru_rk3288.h>
|
|
#elif defined(CONFIG_ROCKCHIP_RK3399)
|
|
# include <asm/arch-rockchip/cru_rk3399.h>
|
|
#endif
|
|
|
|
/* CRU_GLB_RST_ST */
|
|
enum {
|
|
GLB_POR_RST,
|
|
FST_GLB_RST_ST = BIT(0),
|
|
SND_GLB_RST_ST = BIT(1),
|
|
FST_GLB_TSADC_RST_ST = BIT(2),
|
|
SND_GLB_TSADC_RST_ST = BIT(3),
|
|
FST_GLB_WDT_RST_ST = BIT(4),
|
|
SND_GLB_WDT_RST_ST = BIT(5),
|
|
};
|
|
|
|
#define MHz 1000000
|
|
|
|
#endif /* _ROCKCHIP_CLOCK_H */
|