mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
78 lines
2.3 KiB
C
78 lines
2.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2014 Panasonic Corporation
|
|
* Copyright (C) 2015-2016 Socionext Inc.
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/io.h>
|
|
#include <linux/printk.h>
|
|
|
|
#include "ddrphy-init.h"
|
|
#include "ddrphy-regs.h"
|
|
|
|
enum dram_freq {
|
|
DRAM_FREQ_1333M,
|
|
DRAM_FREQ_1600M,
|
|
DRAM_FREQ_NR,
|
|
};
|
|
|
|
static u32 ddrphy_ptr0[DRAM_FREQ_NR] = {0x0a806844, 0x0c807d04};
|
|
static u32 ddrphy_ptr1[DRAM_FREQ_NR] = {0x208e0124, 0x2710015E};
|
|
static u32 ddrphy_ptr3[DRAM_FREQ_NR] = {0x0f051616, 0x12061A80};
|
|
static u32 ddrphy_ptr4[DRAM_FREQ_NR] = {0x06ae08d6, 0x08027100};
|
|
static u32 ddrphy_dtpr0[DRAM_FREQ_NR] = {0x85589955, 0x999cbb66};
|
|
static u32 ddrphy_dtpr1[DRAM_FREQ_NR] = {0x1a8363c0, 0x1a878400};
|
|
static u32 ddrphy_dtpr2[DRAM_FREQ_NR] = {0x5002c200, 0xa00214f8};
|
|
static u32 ddrphy_mr0[DRAM_FREQ_NR] = {0x00000b51, 0x00000d71};
|
|
static u32 ddrphy_mr2[DRAM_FREQ_NR] = {0x00000290, 0x00000298};
|
|
|
|
int uniphier_ld4_ddrphy_init(void __iomem *phy_base, int freq, bool ddr3plus)
|
|
{
|
|
enum dram_freq freq_e;
|
|
u32 tmp;
|
|
|
|
switch (freq) {
|
|
case 1333:
|
|
freq_e = DRAM_FREQ_1333M;
|
|
break;
|
|
case 1600:
|
|
freq_e = DRAM_FREQ_1600M;
|
|
break;
|
|
default:
|
|
pr_err("unsupported DRAM frequency %d MHz\n", freq);
|
|
return -EINVAL;
|
|
}
|
|
|
|
writel(0x0300c473, phy_base + PHY_PGCR1);
|
|
writel(ddrphy_ptr0[freq_e], phy_base + PHY_PTR0);
|
|
writel(ddrphy_ptr1[freq_e], phy_base + PHY_PTR1);
|
|
writel(0x00083DEF, phy_base + PHY_PTR2);
|
|
writel(ddrphy_ptr3[freq_e], phy_base + PHY_PTR3);
|
|
writel(ddrphy_ptr4[freq_e], phy_base + PHY_PTR4);
|
|
writel(0xF004001A, phy_base + PHY_DSGCR);
|
|
|
|
/* change the value of the on-die pull-up/pull-down registors */
|
|
tmp = readl(phy_base + PHY_DXCCR);
|
|
tmp &= ~0x0ee0;
|
|
tmp |= PHY_DXCCR_DQSNRES_688_OHM | PHY_DXCCR_DQSRES_688_OHM;
|
|
writel(tmp, phy_base + PHY_DXCCR);
|
|
|
|
writel(0x0000040B, phy_base + PHY_DCR);
|
|
writel(ddrphy_dtpr0[freq_e], phy_base + PHY_DTPR0);
|
|
writel(ddrphy_dtpr1[freq_e], phy_base + PHY_DTPR1);
|
|
writel(ddrphy_dtpr2[freq_e], phy_base + PHY_DTPR2);
|
|
writel(ddrphy_mr0[freq_e], phy_base + PHY_MR0);
|
|
writel(0x00000006, phy_base + PHY_MR1);
|
|
writel(ddrphy_mr2[freq_e], phy_base + PHY_MR2);
|
|
writel(ddr3plus ? 0x00000800 : 0x00000000, phy_base + PHY_MR3);
|
|
|
|
while (!(readl(phy_base + PHY_PGSR0) & PHY_PGSR0_IDONE))
|
|
;
|
|
|
|
writel(0x0300C473, phy_base + PHY_PGCR1);
|
|
writel(0x0000005D, phy_base + PHY_ZQ_BASE + PHY_ZQ_CR1);
|
|
|
|
return 0;
|
|
}
|