mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-22 11:13:07 +00:00
6e7df1d151
At this point, the remaining places where we have a symbol that is defined as CONFIG_... are in fairly odd locations. While as much dead code has been removed as possible, some of these locations are simply less obvious at first. In other cases, this code is used, but was defined in such a way as to have been missed by earlier checks. Perform a rename of all such remaining symbols to be CFG_... rather than CONFIG_... Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
118 lines
2.8 KiB
C
118 lines
2.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2019 NXP
|
|
*/
|
|
#include <common.h>
|
|
#include <fdt_support.h>
|
|
#include <net.h>
|
|
#include <asm/io.h>
|
|
#include <netdev.h>
|
|
#include <fm_eth.h>
|
|
#include <fsl_dtsec.h>
|
|
#include <fsl_mdio.h>
|
|
#include <malloc.h>
|
|
|
|
#include "../common/fman.h"
|
|
|
|
int board_eth_init(struct bd_info *bis)
|
|
{
|
|
#ifdef CONFIG_FMAN_ENET
|
|
struct memac_mdio_info dtsec_mdio_info;
|
|
struct mii_dev *dev;
|
|
u32 srds_s1;
|
|
struct ccsr_gur *gur = (void *)(CFG_SYS_FSL_GUTS_ADDR);
|
|
|
|
srds_s1 = in_be32(&gur->rcwsr[4]) &
|
|
FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK;
|
|
srds_s1 >>= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT;
|
|
|
|
dtsec_mdio_info.regs =
|
|
(struct memac_mdio_controller *)CFG_SYS_FM1_DTSEC_MDIO_ADDR;
|
|
|
|
dtsec_mdio_info.name = DEFAULT_FM_MDIO_NAME;
|
|
|
|
/* Register the 1G MDIO bus */
|
|
fm_memac_mdio_init(bis, &dtsec_mdio_info);
|
|
|
|
/* QSGMII on lane B, MAC 6/5/10/1 */
|
|
fm_info_set_phy_address(FM1_DTSEC6, QSGMII_PORT1_PHY_ADDR);
|
|
fm_info_set_phy_address(FM1_DTSEC5, QSGMII_PORT2_PHY_ADDR);
|
|
fm_info_set_phy_address(FM1_DTSEC10, QSGMII_PORT3_PHY_ADDR);
|
|
fm_info_set_phy_address(FM1_DTSEC1, QSGMII_PORT4_PHY_ADDR);
|
|
|
|
switch (srds_s1) {
|
|
case 0x3040:
|
|
break;
|
|
default:
|
|
printf("Invalid SerDes protocol 0x%x for LS1046AFRWY\n",
|
|
srds_s1);
|
|
break;
|
|
}
|
|
|
|
dev = miiphy_get_dev_by_name(DEFAULT_FM_MDIO_NAME);
|
|
fm_info_set_mdio(FM1_DTSEC6, dev);
|
|
fm_info_set_mdio(FM1_DTSEC5, dev);
|
|
fm_info_set_mdio(FM1_DTSEC10, dev);
|
|
fm_info_set_mdio(FM1_DTSEC1, dev);
|
|
|
|
fm_disable_port(FM1_DTSEC9);
|
|
|
|
cpu_eth_init(bis);
|
|
#endif
|
|
|
|
return pci_eth_init(bis);
|
|
}
|
|
|
|
#ifdef CONFIG_FMAN_ENET
|
|
int fdt_update_ethernet_dt(void *blob)
|
|
{
|
|
u32 srds_s1;
|
|
int i, prop;
|
|
int offset, nodeoff;
|
|
const char *path;
|
|
struct ccsr_gur *gur = (void *)(CFG_SYS_FSL_GUTS_ADDR);
|
|
|
|
srds_s1 = in_be32(&gur->rcwsr[4]) &
|
|
FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK;
|
|
srds_s1 >>= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT;
|
|
|
|
/* Cycle through all aliases */
|
|
for (prop = 0; ; prop++) {
|
|
const char *name;
|
|
|
|
/* FDT might have been edited, recompute the offset */
|
|
offset = fdt_first_property_offset(blob,
|
|
fdt_path_offset(blob,
|
|
"/aliases")
|
|
);
|
|
/* Select property number 'prop' */
|
|
for (i = 0; i < prop; i++)
|
|
offset = fdt_next_property_offset(blob, offset);
|
|
|
|
if (offset < 0)
|
|
break;
|
|
|
|
path = fdt_getprop_by_offset(blob, offset, &name, NULL);
|
|
nodeoff = fdt_path_offset(blob, path);
|
|
|
|
switch (srds_s1) {
|
|
case 0x3040:
|
|
if (!strcmp(name, "ethernet1"))
|
|
fdt_status_disabled(blob, nodeoff);
|
|
if (!strcmp(name, "ethernet2"))
|
|
fdt_status_disabled(blob, nodeoff);
|
|
if (!strcmp(name, "ethernet3"))
|
|
fdt_status_disabled(blob, nodeoff);
|
|
if (!strcmp(name, "ethernet6"))
|
|
fdt_status_disabled(blob, nodeoff);
|
|
break;
|
|
default:
|
|
printf("%s:Invalid SerDes prtcl 0x%x for LS1046AFRWY\n",
|
|
__func__, srds_s1);
|
|
break;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|