mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
87e29878ca
This board runs a P5020 or P5040 chip, and utilizes an EEPROM with similar formatting to the Freescale P5020DS. Large amounts of this code were developed by Adrian Cox <adrian at humboldt dot co dot uk> Signed-off-by: Andy Fleming <afleming@gmail.com> Reviewed-by: York Sun <yorksun@freescale.com>
116 lines
2.1 KiB
C
116 lines
2.1 KiB
C
/*
|
|
* Based on corenet_ds.c
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <netdev.h>
|
|
#include <linux/compiler.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/immap_85xx.h>
|
|
#include <asm/fsl_law.h>
|
|
#include <asm/fsl_serdes.h>
|
|
#include <asm/fsl_portals.h>
|
|
#include <asm/fsl_liodn.h>
|
|
#include <fm_eth.h>
|
|
#include <pci.h>
|
|
|
|
#include "cyrus.h"
|
|
#include "../common/eeprom.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define GPIO_OPENDRAIN 0x30000000
|
|
#define GPIO_DIR 0x3c000004
|
|
#define GPIO_INITIAL 0x30000000
|
|
#define GPIO_VGA_SWITCH 0x00001000
|
|
|
|
int checkboard(void)
|
|
{
|
|
printf("Board: CYRUS\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
ccsr_gpio_t *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
|
|
|
/*
|
|
* Only use DDR1_MCK0/3 and DDR2_MCK0/3
|
|
* disable DDR1_MCK1/2/4/5 and DDR2_MCK1/2/4/5 to reduce
|
|
* the noise introduced by these unterminated and unused clock pairs.
|
|
*/
|
|
setbits_be32(&gur->ddrclkdr, 0x001B001B);
|
|
|
|
/* Set GPIO reset lines to open-drain, tristate */
|
|
setbits_be32(&pgpio->gpdat, GPIO_INITIAL);
|
|
setbits_be32(&pgpio->gpodr, GPIO_OPENDRAIN);
|
|
|
|
/* Set GPIO Direction */
|
|
setbits_be32(&pgpio->gpdir, GPIO_DIR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
fsl_lbc_t *lbc = LBC_BASE_ADDR;
|
|
|
|
out_be32(&lbc->lbcr, 0);
|
|
/* 1 clock LALE cycle */
|
|
out_be32(&lbc->lcrr, 0x80000000 | CONFIG_SYS_LBC_LCRR);
|
|
|
|
set_liodns();
|
|
|
|
#ifdef CONFIG_SYS_DPAA_QBMAN
|
|
setup_portals();
|
|
#endif
|
|
print_lbc_regs();
|
|
return 0;
|
|
}
|
|
|
|
int misc_init_r(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
phys_addr_t base;
|
|
phys_size_t size;
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
base = getenv_bootm_low();
|
|
size = getenv_bootm_size();
|
|
|
|
fdt_fixup_memory(blob, (u64)base, (u64)size);
|
|
|
|
#ifdef CONFIG_PCI
|
|
pci_of_setup(blob, bd);
|
|
#endif
|
|
|
|
fdt_fixup_liodn(blob);
|
|
fdt_fixup_dr_usb(blob, bd);
|
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
fdt_fixup_fman_ethernet(blob);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int mac_read_from_eeprom(void)
|
|
{
|
|
init_eeprom(CONFIG_SYS_EEPROM_BUS_NUM,
|
|
CONFIG_SYS_I2C_EEPROM_ADDR,
|
|
CONFIG_SYS_I2C_EEPROM_ADDR_LEN);
|
|
|
|
return mac_read_from_eeprom_common();
|
|
}
|