mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 18:59:44 +00:00
e895a4b06f
This function can fail if the device tree runs out of space. Rather than silently booting with an incomplete device tree, allow the failure to be detected. Unfortunately this involves changing a lot of places in the code. I have not changed behvaiour to return an error where one is not currently returned, to avoid unexpected breakage. Eventually it would be nice to allow boards to register functions to be called to update the device tree. This would avoid all the many functions to do this. However it's not clear yet if this should be done using driver model or with a linker list. This work is left for later. Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Anatolij Gustschin <agust@denx.de>
356 lines
7.9 KiB
C
356 lines
7.9 KiB
C
/*
|
|
* Copyright 2007,2009-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <pci.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/immap_85xx.h>
|
|
#include <asm/fsl_pci.h>
|
|
#include <fsl_ddr_sdram.h>
|
|
#include <asm/fsl_serdes.h>
|
|
#include <spd_sdram.h>
|
|
#include <i2c.h>
|
|
#include <ioports.h>
|
|
#include <libfdt.h>
|
|
#include <fdt_support.h>
|
|
|
|
#include "bcsr.h"
|
|
|
|
const qe_iop_conf_t qe_iop_conf_tab[] = {
|
|
/* GETH1 */
|
|
{4, 10, 1, 0, 2}, /* TxD0 */
|
|
{4, 9, 1, 0, 2}, /* TxD1 */
|
|
{4, 8, 1, 0, 2}, /* TxD2 */
|
|
{4, 7, 1, 0, 2}, /* TxD3 */
|
|
{4, 23, 1, 0, 2}, /* TxD4 */
|
|
{4, 22, 1, 0, 2}, /* TxD5 */
|
|
{4, 21, 1, 0, 2}, /* TxD6 */
|
|
{4, 20, 1, 0, 2}, /* TxD7 */
|
|
{4, 15, 2, 0, 2}, /* RxD0 */
|
|
{4, 14, 2, 0, 2}, /* RxD1 */
|
|
{4, 13, 2, 0, 2}, /* RxD2 */
|
|
{4, 12, 2, 0, 2}, /* RxD3 */
|
|
{4, 29, 2, 0, 2}, /* RxD4 */
|
|
{4, 28, 2, 0, 2}, /* RxD5 */
|
|
{4, 27, 2, 0, 2}, /* RxD6 */
|
|
{4, 26, 2, 0, 2}, /* RxD7 */
|
|
{4, 11, 1, 0, 2}, /* TX_EN */
|
|
{4, 24, 1, 0, 2}, /* TX_ER */
|
|
{4, 16, 2, 0, 2}, /* RX_DV */
|
|
{4, 30, 2, 0, 2}, /* RX_ER */
|
|
{4, 17, 2, 0, 2}, /* RX_CLK */
|
|
{4, 19, 1, 0, 2}, /* GTX_CLK */
|
|
{1, 31, 2, 0, 3}, /* GTX125 */
|
|
|
|
/* GETH2 */
|
|
{5, 10, 1, 0, 2}, /* TxD0 */
|
|
{5, 9, 1, 0, 2}, /* TxD1 */
|
|
{5, 8, 1, 0, 2}, /* TxD2 */
|
|
{5, 7, 1, 0, 2}, /* TxD3 */
|
|
{5, 23, 1, 0, 2}, /* TxD4 */
|
|
{5, 22, 1, 0, 2}, /* TxD5 */
|
|
{5, 21, 1, 0, 2}, /* TxD6 */
|
|
{5, 20, 1, 0, 2}, /* TxD7 */
|
|
{5, 15, 2, 0, 2}, /* RxD0 */
|
|
{5, 14, 2, 0, 2}, /* RxD1 */
|
|
{5, 13, 2, 0, 2}, /* RxD2 */
|
|
{5, 12, 2, 0, 2}, /* RxD3 */
|
|
{5, 29, 2, 0, 2}, /* RxD4 */
|
|
{5, 28, 2, 0, 2}, /* RxD5 */
|
|
{5, 27, 2, 0, 3}, /* RxD6 */
|
|
{5, 26, 2, 0, 2}, /* RxD7 */
|
|
{5, 11, 1, 0, 2}, /* TX_EN */
|
|
{5, 24, 1, 0, 2}, /* TX_ER */
|
|
{5, 16, 2, 0, 2}, /* RX_DV */
|
|
{5, 30, 2, 0, 2}, /* RX_ER */
|
|
{5, 17, 2, 0, 2}, /* RX_CLK */
|
|
{5, 19, 1, 0, 2}, /* GTX_CLK */
|
|
{1, 31, 2, 0, 3}, /* GTX125 */
|
|
{4, 6, 3, 0, 2}, /* MDIO */
|
|
{4, 5, 1, 0, 2}, /* MDC */
|
|
|
|
/* UART1 */
|
|
{2, 0, 1, 0, 2}, /* UART_SOUT1 */
|
|
{2, 1, 1, 0, 2}, /* UART_RTS1 */
|
|
{2, 2, 2, 0, 2}, /* UART_CTS1 */
|
|
{2, 3, 2, 0, 2}, /* UART_SIN1 */
|
|
|
|
{0, 0, 0, 0, QE_IOP_TAB_END}, /* END of table */
|
|
};
|
|
|
|
void local_bus_init(void);
|
|
|
|
int board_early_init_f (void)
|
|
{
|
|
/*
|
|
* Initialize local bus.
|
|
*/
|
|
local_bus_init ();
|
|
|
|
enable_8568mds_duart();
|
|
enable_8568mds_flash_write();
|
|
#if defined(CONFIG_UEC_ETH1) || defined(CONFIG_UEC_ETH2)
|
|
reset_8568mds_uccs();
|
|
#endif
|
|
#if defined(CONFIG_QE) && !defined(CONFIG_eTSEC_MDIO_BUS)
|
|
enable_8568mds_qe_mdio();
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_I2C2_OFFSET
|
|
/* Enable I2C2_SCL and I2C2_SDA */
|
|
volatile struct par_io *port_c;
|
|
port_c = (struct par_io*)(CONFIG_SYS_IMMR + 0xe0140);
|
|
port_c->cpdir2 |= 0x0f000000;
|
|
port_c->cppar2 &= ~0x0f000000;
|
|
port_c->cppar2 |= 0x0a000000;
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int checkboard (void)
|
|
{
|
|
printf ("Board: 8568 MDS\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Initialize Local Bus
|
|
*/
|
|
void
|
|
local_bus_init(void)
|
|
{
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
volatile fsl_lbc_t *lbc = LBC_BASE_ADDR;
|
|
|
|
uint clkdiv;
|
|
sys_info_t sysinfo;
|
|
|
|
get_sys_info(&sysinfo);
|
|
clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2;
|
|
|
|
gur->lbiuiplldcr1 = 0x00078080;
|
|
if (clkdiv == 16) {
|
|
gur->lbiuiplldcr0 = 0x7c0f1bf0;
|
|
} else if (clkdiv == 8) {
|
|
gur->lbiuiplldcr0 = 0x6c0f1bf0;
|
|
} else if (clkdiv == 4) {
|
|
gur->lbiuiplldcr0 = 0x5c0f1bf0;
|
|
}
|
|
|
|
lbc->lcrr |= 0x00030000;
|
|
|
|
asm("sync;isync;msync");
|
|
}
|
|
|
|
/*
|
|
* Initialize SDRAM memory on the Local Bus.
|
|
*/
|
|
void lbc_sdram_init(void)
|
|
{
|
|
#if defined(CONFIG_SYS_OR2_PRELIM) && defined(CONFIG_SYS_BR2_PRELIM)
|
|
|
|
uint idx;
|
|
volatile fsl_lbc_t *lbc = LBC_BASE_ADDR;
|
|
uint *sdram_addr = (uint *)CONFIG_SYS_LBC_SDRAM_BASE;
|
|
uint lsdmr_common;
|
|
|
|
puts("LBC SDRAM: ");
|
|
print_size(CONFIG_SYS_LBC_SDRAM_SIZE * 1024 * 1024,
|
|
"\n ");
|
|
|
|
/*
|
|
* Setup SDRAM Base and Option Registers
|
|
*/
|
|
set_lbc_or(2, CONFIG_SYS_OR2_PRELIM);
|
|
set_lbc_br(2, CONFIG_SYS_BR2_PRELIM);
|
|
asm("msync");
|
|
|
|
lbc->lbcr = CONFIG_SYS_LBC_LBCR;
|
|
asm("msync");
|
|
|
|
lbc->lsrt = CONFIG_SYS_LBC_LSRT;
|
|
lbc->mrtpr = CONFIG_SYS_LBC_MRTPR;
|
|
asm("msync");
|
|
|
|
/*
|
|
* MPC8568 uses "new" 15-16 style addressing.
|
|
*/
|
|
lsdmr_common = CONFIG_SYS_LBC_LSDMR_COMMON;
|
|
lsdmr_common |= LSDMR_BSMA1516;
|
|
|
|
/*
|
|
* Issue PRECHARGE ALL command.
|
|
*/
|
|
lbc->lsdmr = lsdmr_common | LSDMR_OP_PCHALL;
|
|
asm("sync;msync");
|
|
*sdram_addr = 0xff;
|
|
ppcDcbf((unsigned long) sdram_addr);
|
|
udelay(100);
|
|
|
|
/*
|
|
* Issue 8 AUTO REFRESH commands.
|
|
*/
|
|
for (idx = 0; idx < 8; idx++) {
|
|
lbc->lsdmr = lsdmr_common | LSDMR_OP_ARFRSH;
|
|
asm("sync;msync");
|
|
*sdram_addr = 0xff;
|
|
ppcDcbf((unsigned long) sdram_addr);
|
|
udelay(100);
|
|
}
|
|
|
|
/*
|
|
* Issue 8 MODE-set command.
|
|
*/
|
|
lbc->lsdmr = lsdmr_common | LSDMR_OP_MRW;
|
|
asm("sync;msync");
|
|
*sdram_addr = 0xff;
|
|
ppcDcbf((unsigned long) sdram_addr);
|
|
udelay(100);
|
|
|
|
/*
|
|
* Issue NORMAL OP command.
|
|
*/
|
|
lbc->lsdmr = lsdmr_common | LSDMR_OP_NORMAL;
|
|
asm("sync;msync");
|
|
*sdram_addr = 0xff;
|
|
ppcDcbf((unsigned long) sdram_addr);
|
|
udelay(200); /* Overkill. Must wait > 200 bus cycles */
|
|
|
|
#endif /* enable SDRAM init */
|
|
}
|
|
|
|
#if defined(CONFIG_PCI)
|
|
#ifndef CONFIG_PCI_PNP
|
|
static struct pci_config_table pci_mpc8568mds_config_table[] = {
|
|
{
|
|
PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
|
|
pci_cfgfunc_config_device,
|
|
{PCI_ENET0_IOADDR,
|
|
PCI_ENET0_MEMADDR,
|
|
PCI_COMMON_MEMORY | PCI_COMMAND_MASTER}
|
|
},
|
|
{}
|
|
};
|
|
#endif
|
|
|
|
static struct pci_controller pci1_hose;
|
|
#endif /* CONFIG_PCI */
|
|
|
|
/*
|
|
* pib_init() -- Initialize the PCA9555 IO expander on the PIB board
|
|
*/
|
|
void
|
|
pib_init(void)
|
|
{
|
|
u8 val8, orig_i2c_bus;
|
|
/*
|
|
* Assign PIB PMC2/3 to PCI bus
|
|
*/
|
|
|
|
/*switch temporarily to I2C bus #2 */
|
|
orig_i2c_bus = i2c_get_bus_num();
|
|
i2c_set_bus_num(1);
|
|
|
|
val8 = 0x00;
|
|
i2c_write(0x23, 0x6, 1, &val8, 1);
|
|
i2c_write(0x23, 0x7, 1, &val8, 1);
|
|
val8 = 0xff;
|
|
i2c_write(0x23, 0x2, 1, &val8, 1);
|
|
i2c_write(0x23, 0x3, 1, &val8, 1);
|
|
|
|
val8 = 0x00;
|
|
i2c_write(0x26, 0x6, 1, &val8, 1);
|
|
val8 = 0x34;
|
|
i2c_write(0x26, 0x7, 1, &val8, 1);
|
|
val8 = 0xf9;
|
|
i2c_write(0x26, 0x2, 1, &val8, 1);
|
|
val8 = 0xff;
|
|
i2c_write(0x26, 0x3, 1, &val8, 1);
|
|
|
|
val8 = 0x00;
|
|
i2c_write(0x27, 0x6, 1, &val8, 1);
|
|
i2c_write(0x27, 0x7, 1, &val8, 1);
|
|
val8 = 0xff;
|
|
i2c_write(0x27, 0x2, 1, &val8, 1);
|
|
val8 = 0xef;
|
|
i2c_write(0x27, 0x3, 1, &val8, 1);
|
|
|
|
asm("eieio");
|
|
i2c_set_bus_num(orig_i2c_bus);
|
|
}
|
|
|
|
#ifdef CONFIG_PCI
|
|
void pci_init_board(void)
|
|
{
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
int first_free_busno = 0;
|
|
#ifdef CONFIG_PCI1
|
|
struct fsl_pci_info pci_info;
|
|
u32 devdisr, pordevsr, io_sel;
|
|
u32 porpllsr, pci_agent, pci_speed, pci_32, pci_arb, pci_clk_sel;
|
|
|
|
devdisr = in_be32(&gur->devdisr);
|
|
pordevsr = in_be32(&gur->pordevsr);
|
|
porpllsr = in_be32(&gur->porpllsr);
|
|
io_sel = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;
|
|
|
|
debug (" pci_init_board: devdisr=%x, io_sel=%x\n", devdisr, io_sel);
|
|
|
|
pci_speed = 66666000;
|
|
pci_32 = 1;
|
|
pci_arb = pordevsr & MPC85xx_PORDEVSR_PCI1_ARB;
|
|
pci_clk_sel = porpllsr & MPC85xx_PORDEVSR_PCI1_SPD;
|
|
|
|
if (!(devdisr & MPC85xx_DEVDISR_PCI1)) {
|
|
SET_STD_PCI_INFO(pci_info, 1);
|
|
set_next_law(pci_info.mem_phys,
|
|
law_size_bits(pci_info.mem_size), pci_info.law);
|
|
set_next_law(pci_info.io_phys,
|
|
law_size_bits(pci_info.io_size), pci_info.law);
|
|
|
|
pci_agent = fsl_setup_hose(&pci1_hose, pci_info.regs);
|
|
printf("PCI: %d bit, %s MHz, %s, %s, %s (base address %lx)\n",
|
|
(pci_32) ? 32 : 64,
|
|
(pci_speed == 33333000) ? "33" :
|
|
(pci_speed == 66666000) ? "66" : "unknown",
|
|
pci_clk_sel ? "sync" : "async",
|
|
pci_agent ? "agent" : "host",
|
|
pci_arb ? "arbiter" : "external-arbiter",
|
|
pci_info.regs);
|
|
|
|
#ifndef CONFIG_PCI_PNP
|
|
pci1_hose.config_table = pci_mpc8568mds_config_table;
|
|
#endif
|
|
first_free_busno = fsl_pci_init_port(&pci_info,
|
|
&pci1_hose, first_free_busno);
|
|
} else {
|
|
printf("PCI: disabled\n");
|
|
}
|
|
|
|
puts("\n");
|
|
#else
|
|
setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCI1); /* disable */
|
|
#endif
|
|
|
|
fsl_pcie_init_board(first_free_busno);
|
|
}
|
|
#endif /* CONFIG_PCI */
|
|
|
|
#if defined(CONFIG_OF_BOARD_SETUP)
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
FT_FSL_PCI_SETUP;
|
|
|
|
return 0;
|
|
}
|
|
#endif
|