mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 01:17:39 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
471 lines
10 KiB
C
471 lines
10 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2009-2013 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <i2c.h>
|
|
#include <netdev.h>
|
|
#include <linux/compiler.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/immap_85xx.h>
|
|
#include <asm/fsl_law.h>
|
|
#include <asm/fsl_serdes.h>
|
|
#include <asm/fsl_liodn.h>
|
|
#include <fm_eth.h>
|
|
|
|
#include "../common/qixis.h"
|
|
#include "../common/vsc3316_3308.h"
|
|
#include "../common/vid.h"
|
|
#include "t208xqds.h"
|
|
#include "t208xqds_qixis.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkboard(void)
|
|
{
|
|
char buf[64];
|
|
u8 sw;
|
|
struct cpu_type *cpu = gd->arch.cpu;
|
|
static const char *freq[4] = {
|
|
"100.00MHZ(from 8T49N222A)", "125.00MHz",
|
|
"156.25MHZ", "100.00MHz"
|
|
};
|
|
|
|
printf("Board: %sQDS, ", cpu->name);
|
|
sw = QIXIS_READ(arch);
|
|
printf("Sys ID: 0x%02x, Board Arch: V%d, ", QIXIS_READ(id), sw >> 4);
|
|
printf("Board Version: %c, boot from ", (sw & 0xf) + 'A' - 1);
|
|
|
|
#ifdef CONFIG_SDCARD
|
|
puts("SD/MMC\n");
|
|
#elif CONFIG_SPIFLASH
|
|
puts("SPI\n");
|
|
#else
|
|
sw = QIXIS_READ(brdcfg[0]);
|
|
sw = (sw & QIXIS_LBMAP_MASK) >> QIXIS_LBMAP_SHIFT;
|
|
|
|
if (sw < 0x8)
|
|
printf("vBank%d\n", sw);
|
|
else if (sw == 0x8)
|
|
puts("Promjet\n");
|
|
else if (sw == 0x9)
|
|
puts("NAND\n");
|
|
else
|
|
printf("invalid setting of SW%u\n", QIXIS_LBMAP_SWITCH);
|
|
#endif
|
|
|
|
printf("FPGA: v%d (%s), build %d", (int)QIXIS_READ(scver),
|
|
qixis_read_tag(buf), (int)qixis_read_minor());
|
|
/* the timestamp string contains "\n" at the end */
|
|
printf(" on %s", qixis_read_time(buf));
|
|
|
|
puts("SERDES Reference Clocks:\n");
|
|
sw = QIXIS_READ(brdcfg[2]);
|
|
printf("SD1_CLK1=%s, SD1_CLK2=%s\n", freq[sw >> 6],
|
|
freq[(sw >> 4) & 0x3]);
|
|
printf("SD2_CLK1=%s, SD2_CLK2=%s\n", freq[(sw & 0xf) >> 2],
|
|
freq[sw & 0x3]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int select_i2c_ch_pca9547(u8 ch)
|
|
{
|
|
int ret;
|
|
|
|
ret = i2c_write(I2C_MUX_PCA_ADDR_PRI, 0, 1, &ch, 1);
|
|
if (ret) {
|
|
puts("PCA: failed to select proper channel\n");
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int i2c_multiplexer_select_vid_channel(u8 channel)
|
|
{
|
|
return select_i2c_ch_pca9547(channel);
|
|
}
|
|
|
|
int brd_mux_lane_to_slot(void)
|
|
{
|
|
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
u32 srds_prtcl_s1;
|
|
|
|
srds_prtcl_s1 = in_be32(&gur->rcwsr[4]) &
|
|
FSL_CORENET2_RCWSR4_SRDS1_PRTCL;
|
|
srds_prtcl_s1 >>= FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT;
|
|
#if defined(CONFIG_TARGET_T2080QDS)
|
|
u32 srds_prtcl_s2 = in_be32(&gur->rcwsr[4]) &
|
|
FSL_CORENET2_RCWSR4_SRDS2_PRTCL;
|
|
srds_prtcl_s2 >>= FSL_CORENET2_RCWSR4_SRDS2_PRTCL_SHIFT;
|
|
#endif
|
|
|
|
switch (srds_prtcl_s1) {
|
|
case 0:
|
|
/* SerDes1 is not enabled */
|
|
break;
|
|
#if defined(CONFIG_TARGET_T2080QDS)
|
|
case 0x1b:
|
|
case 0x1c:
|
|
case 0xa2:
|
|
/* SD1(A:D) => SLOT3 SGMII
|
|
* SD1(G:H) => SLOT1 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x1a);
|
|
break;
|
|
case 0x94:
|
|
case 0x95:
|
|
/* SD1(A:B) => SLOT3 SGMII@1.25bps
|
|
* SD1(C:D) => SFP Module, SGMII@3.125bps
|
|
* SD1(E:H) => SLOT1 SGMII@1.25bps
|
|
*/
|
|
case 0x96:
|
|
/* SD1(A:B) => SLOT3 SGMII@1.25bps
|
|
* SD1(C) => SFP Module, SGMII@3.125bps
|
|
* SD1(D) => SFP Module, SGMII@1.25bps
|
|
* SD1(E:H) => SLOT1 PCIe4 x4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x3a);
|
|
break;
|
|
case 0x50:
|
|
case 0x51:
|
|
/* SD1(A:D) => SLOT3 XAUI
|
|
* SD1(E) => SLOT1 PCIe4
|
|
* SD1(F:H) => SLOT2 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x15);
|
|
break;
|
|
case 0x66:
|
|
case 0x67:
|
|
/* SD1(A:D) => XFI cage
|
|
* SD1(E:H) => SLOT1 PCIe4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xfe);
|
|
break;
|
|
case 0x6a:
|
|
case 0x6b:
|
|
/* SD1(A:D) => XFI cage
|
|
* SD1(E) => SLOT1 PCIe4
|
|
* SD1(F:H) => SLOT2 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xf1);
|
|
break;
|
|
case 0x6c:
|
|
case 0x6d:
|
|
/* SD1(A:B) => XFI cage
|
|
* SD1(C:D) => SLOT3 SGMII
|
|
* SD1(E:H) => SLOT1 PCIe4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xda);
|
|
break;
|
|
case 0x6e:
|
|
/* SD1(A:B) => SFP Module, XFI
|
|
* SD1(C:D) => SLOT3 SGMII
|
|
* SD1(E:F) => SLOT1 PCIe4 x2
|
|
* SD1(G:H) => SLOT2 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xd9);
|
|
break;
|
|
case 0xda:
|
|
/* SD1(A:H) => SLOT3 PCIe3 x8
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x0);
|
|
break;
|
|
case 0xc8:
|
|
/* SD1(A) => SLOT3 PCIe3 x1
|
|
* SD1(B) => SFP Module, SGMII@1.25bps
|
|
* SD1(C:D) => SFP Module, SGMII@3.125bps
|
|
* SD1(E:F) => SLOT1 PCIe4 x2
|
|
* SD1(G:H) => SLOT2 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x79);
|
|
break;
|
|
case 0xab:
|
|
/* SD1(A:D) => SLOT3 PCIe3 x4
|
|
* SD1(E:H) => SLOT1 PCIe4 x4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x1a);
|
|
break;
|
|
#elif defined(CONFIG_TARGET_T2081QDS)
|
|
case 0x50:
|
|
case 0x51:
|
|
/* SD1(A:D) => SLOT2 XAUI
|
|
* SD1(E) => SLOT1 PCIe4 x1
|
|
* SD1(F:H) => SLOT3 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x98);
|
|
QIXIS_WRITE(brdcfg[13], 0x70);
|
|
break;
|
|
case 0x6a:
|
|
case 0x6b:
|
|
/* SD1(A:D) => XFI SFP Module
|
|
* SD1(E) => SLOT1 PCIe4 x1
|
|
* SD1(F:H) => SLOT3 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x80);
|
|
QIXIS_WRITE(brdcfg[13], 0x70);
|
|
break;
|
|
case 0x6c:
|
|
case 0x6d:
|
|
/* SD1(A:B) => XFI SFP Module
|
|
* SD1(C:D) => SLOT2 SGMII
|
|
* SD1(E:H) => SLOT1 PCIe4 x4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xe8);
|
|
QIXIS_WRITE(brdcfg[13], 0x0);
|
|
break;
|
|
case 0xaa:
|
|
case 0xab:
|
|
/* SD1(A:D) => SLOT2 PCIe3 x4
|
|
* SD1(F:H) => SLOT1 SGMI4 x4
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0xf8);
|
|
QIXIS_WRITE(brdcfg[13], 0x0);
|
|
break;
|
|
case 0xca:
|
|
case 0xcb:
|
|
/* SD1(A) => SLOT2 PCIe3 x1
|
|
* SD1(B) => SLOT7 SGMII
|
|
* SD1(C) => SLOT6 SGMII
|
|
* SD1(D) => SLOT5 SGMII
|
|
* SD1(E) => SLOT1 PCIe4 x1
|
|
* SD1(F:H) => SLOT3 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x80);
|
|
QIXIS_WRITE(brdcfg[13], 0x70);
|
|
break;
|
|
case 0xde:
|
|
case 0xdf:
|
|
/* SD1(A:D) => SLOT2 PCIe3 x4
|
|
* SD1(E) => SLOT1 PCIe4 x1
|
|
* SD1(F) => SLOT4 PCIe1 x1
|
|
* SD1(G) => SLOT3 PCIe2 x1
|
|
* SD1(H) => SLOT7 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x98);
|
|
QIXIS_WRITE(brdcfg[13], 0x25);
|
|
break;
|
|
case 0xf2:
|
|
/* SD1(A) => SLOT2 PCIe3 x1
|
|
* SD1(B:D) => SLOT7 SGMII
|
|
* SD1(E) => SLOT1 PCIe4 x1
|
|
* SD1(F) => SLOT4 PCIe1 x1
|
|
* SD1(G) => SLOT3 PCIe2 x1
|
|
* SD1(H) => SLOT7 SGMII
|
|
*/
|
|
QIXIS_WRITE(brdcfg[12], 0x81);
|
|
QIXIS_WRITE(brdcfg[13], 0xa5);
|
|
break;
|
|
#endif
|
|
default:
|
|
printf("WARNING: unsupported for SerDes1 Protocol %d\n",
|
|
srds_prtcl_s1);
|
|
return -1;
|
|
}
|
|
|
|
#ifdef CONFIG_TARGET_T2080QDS
|
|
switch (srds_prtcl_s2) {
|
|
case 0:
|
|
/* SerDes2 is not enabled */
|
|
break;
|
|
case 0x01:
|
|
case 0x02:
|
|
/* SD2(A:H) => SLOT4 PCIe1 */
|
|
QIXIS_WRITE(brdcfg[13], 0x10);
|
|
break;
|
|
case 0x15:
|
|
case 0x16:
|
|
/*
|
|
* SD2(A:D) => SLOT4 PCIe1
|
|
* SD2(E:F) => SLOT5 PCIe2
|
|
* SD2(G:H) => SATA1,SATA2
|
|
*/
|
|
QIXIS_WRITE(brdcfg[13], 0xb0);
|
|
break;
|
|
case 0x18:
|
|
/*
|
|
* SD2(A:D) => SLOT4 PCIe1
|
|
* SD2(E:F) => SLOT5 Aurora
|
|
* SD2(G:H) => SATA1,SATA2
|
|
*/
|
|
QIXIS_WRITE(brdcfg[13], 0x78);
|
|
break;
|
|
case 0x1f:
|
|
/*
|
|
* SD2(A:D) => SLOT4 PCIe1
|
|
* SD2(E:H) => SLOT5 PCIe2
|
|
*/
|
|
QIXIS_WRITE(brdcfg[13], 0xa0);
|
|
break;
|
|
case 0x29:
|
|
case 0x2d:
|
|
case 0x2e:
|
|
/*
|
|
* SD2(A:D) => SLOT4 SRIO2
|
|
* SD2(E:H) => SLOT5 SRIO1
|
|
*/
|
|
QIXIS_WRITE(brdcfg[13], 0xa0);
|
|
break;
|
|
case 0x36:
|
|
/*
|
|
* SD2(A:D) => SLOT4 SRIO2
|
|
* SD2(E:F) => Aurora
|
|
* SD2(G:H) => SATA1,SATA2
|
|
*/
|
|
QIXIS_WRITE(brdcfg[13], 0x78);
|
|
break;
|
|
default:
|
|
printf("WARNING: unsupported for SerDes2 Protocol %d\n",
|
|
srds_prtcl_s2);
|
|
return -1;
|
|
}
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
|
|
int flash_esel = find_tlb_idx((void *)flashbase, 1);
|
|
|
|
/*
|
|
* Remap Boot flash + PROMJET region to caching-inhibited
|
|
* so that flash can be erased properly.
|
|
*/
|
|
|
|
/* Flush d-cache and invalidate i-cache of any FLASH data */
|
|
flush_dcache();
|
|
invalidate_icache();
|
|
|
|
if (flash_esel == -1) {
|
|
/* very unlikely unless something is messed up */
|
|
puts("Error: Could not find TLB for FLASH BASE\n");
|
|
flash_esel = 2; /* give our best effort to continue */
|
|
} else {
|
|
/* invalidate existing TLB entry for flash + promjet */
|
|
disable_tlb(flash_esel);
|
|
}
|
|
|
|
set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,
|
|
MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
|
|
0, flash_esel, BOOKE_PAGESZ_256M, 1);
|
|
|
|
/* Disable remote I2C connection to qixis fpga */
|
|
QIXIS_WRITE(brdcfg[5], QIXIS_READ(brdcfg[5]) & ~BRDCFG5_IRE);
|
|
|
|
/*
|
|
* Adjust core voltage according to voltage ID
|
|
* This function changes I2C mux to channel 2.
|
|
*/
|
|
if (adjust_vdd(0))
|
|
printf("Warning: Adjusting core voltage failed.\n");
|
|
|
|
brd_mux_lane_to_slot();
|
|
select_i2c_ch_pca9547(I2C_MUX_CH_DEFAULT);
|
|
|
|
return 0;
|
|
}
|
|
|
|
unsigned long get_board_sys_clk(void)
|
|
{
|
|
u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
|
|
#ifdef CONFIG_FSL_QIXIS_CLOCK_MEASUREMENT
|
|
/* use accurate clock measurement */
|
|
int freq = QIXIS_READ(clk_freq[0]) << 8 | QIXIS_READ(clk_freq[1]);
|
|
int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]);
|
|
u32 val;
|
|
|
|
val = freq * base;
|
|
if (val) {
|
|
debug("SYS Clock measurement is: %d\n", val);
|
|
return val;
|
|
} else {
|
|
printf("Warning: SYS clock measurement is invalid, ");
|
|
printf("using value from brdcfg1.\n");
|
|
}
|
|
#endif
|
|
|
|
switch (sysclk_conf & 0x0F) {
|
|
case QIXIS_SYSCLK_83:
|
|
return 83333333;
|
|
case QIXIS_SYSCLK_100:
|
|
return 100000000;
|
|
case QIXIS_SYSCLK_125:
|
|
return 125000000;
|
|
case QIXIS_SYSCLK_133:
|
|
return 133333333;
|
|
case QIXIS_SYSCLK_150:
|
|
return 150000000;
|
|
case QIXIS_SYSCLK_160:
|
|
return 160000000;
|
|
case QIXIS_SYSCLK_166:
|
|
return 166666666;
|
|
}
|
|
return 66666666;
|
|
}
|
|
|
|
unsigned long get_board_ddr_clk(void)
|
|
{
|
|
u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
|
|
#ifdef CONFIG_FSL_QIXIS_CLOCK_MEASUREMENT
|
|
/* use accurate clock measurement */
|
|
int freq = QIXIS_READ(clk_freq[2]) << 8 | QIXIS_READ(clk_freq[3]);
|
|
int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]);
|
|
u32 val;
|
|
|
|
val = freq * base;
|
|
if (val) {
|
|
debug("DDR Clock measurement is: %d\n", val);
|
|
return val;
|
|
} else {
|
|
printf("Warning: DDR clock measurement is invalid, ");
|
|
printf("using value from brdcfg1.\n");
|
|
}
|
|
#endif
|
|
|
|
switch ((ddrclk_conf & 0x30) >> 4) {
|
|
case QIXIS_DDRCLK_100:
|
|
return 100000000;
|
|
case QIXIS_DDRCLK_125:
|
|
return 125000000;
|
|
case QIXIS_DDRCLK_133:
|
|
return 133333333;
|
|
}
|
|
return 66666666;
|
|
}
|
|
|
|
int misc_init_r(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
phys_addr_t base;
|
|
phys_size_t size;
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
base = env_get_bootm_low();
|
|
size = env_get_bootm_size();
|
|
|
|
fdt_fixup_memory(blob, (u64)base, (u64)size);
|
|
|
|
#ifdef CONFIG_PCI
|
|
pci_of_setup(blob, bd);
|
|
#endif
|
|
|
|
fdt_fixup_liodn(blob);
|
|
fsl_fdt_fixup_dr_usb(blob, bd);
|
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
fdt_fixup_fman_ethernet(blob);
|
|
fdt_fixup_board_enet(blob);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|