mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
265 lines
7 KiB
C
265 lines
7 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright 2011-2012 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
#include <hwconfig.h>
|
|
#include <fsl_ddr.h>
|
|
#include <asm/mmu.h>
|
|
#include <fsl_ddr_sdram.h>
|
|
#include <fsl_ddr_dimm_params.h>
|
|
#include <asm/fsl_law.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
dimm_params_t ddr_raw_timing = {
|
|
.n_ranks = 2,
|
|
.rank_density = 2147483648u,
|
|
.capacity = 4294967296u,
|
|
.primary_sdram_width = 64,
|
|
.ec_sdram_width = 8,
|
|
.registered_dimm = 0,
|
|
.mirrored_dimm = 1,
|
|
.n_row_addr = 15,
|
|
.n_col_addr = 10,
|
|
.n_banks_per_sdram_device = 8,
|
|
.edc_config = 2, /* ECC */
|
|
.burst_lengths_bitmask = 0x0c,
|
|
|
|
.tckmin_x_ps = 1071,
|
|
.caslat_x = 0x2fe << 4, /* 5,6,7,8,9,10,11,13 */
|
|
.taa_ps = 13910,
|
|
.twr_ps = 15000,
|
|
.trcd_ps = 13910,
|
|
.trrd_ps = 6000,
|
|
.trp_ps = 13910,
|
|
.tras_ps = 34000,
|
|
.trc_ps = 48910,
|
|
.trfc_ps = 260000,
|
|
.twtr_ps = 7500,
|
|
.trtp_ps = 7500,
|
|
.refresh_rate_ps = 7800000,
|
|
.tfaw_ps = 35000,
|
|
};
|
|
|
|
int fsl_ddr_get_dimm_params(dimm_params_t *pdimm,
|
|
unsigned int controller_number,
|
|
unsigned int dimm_number)
|
|
{
|
|
const char dimm_model[] = "RAW timing DDR";
|
|
|
|
if ((controller_number == 0) && (dimm_number == 0)) {
|
|
memcpy(pdimm, &ddr_raw_timing, sizeof(dimm_params_t));
|
|
memset(pdimm->mpart, 0, sizeof(pdimm->mpart));
|
|
memcpy(pdimm->mpart, dimm_model, sizeof(dimm_model) - 1);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
struct board_specific_parameters {
|
|
u32 n_ranks;
|
|
u32 datarate_mhz_high;
|
|
u32 clk_adjust;
|
|
u32 wrlvl_start;
|
|
u32 wrlvl_ctl_2;
|
|
u32 wrlvl_ctl_3;
|
|
u32 cpo;
|
|
u32 write_data_delay;
|
|
u32 force_2t;
|
|
};
|
|
|
|
/*
|
|
* This table contains all valid speeds we want to override with board
|
|
* specific parameters. datarate_mhz_high values need to be in ascending order
|
|
* for each n_ranks group.
|
|
*/
|
|
static const struct board_specific_parameters udimm0[] = {
|
|
/*
|
|
* memory controller 0
|
|
* num| hi| clk| wrlvl | wrlvl | wrlvl | cpo |wrdata|2T
|
|
* ranks| mhz|adjst| start | ctl2 | ctl3 | |delay |
|
|
*/
|
|
{2, 1350, 4, 7, 0x09080807, 0x07060607, 0xff, 2, 0},
|
|
{2, 1666, 4, 7, 0x09080806, 0x06050607, 0xff, 2, 0},
|
|
{2, 1900, 3, 7, 0x08070706, 0x06040507, 0xff, 2, 0},
|
|
{1, 1350, 4, 7, 0x09080807, 0x07060607, 0xff, 2, 0},
|
|
{1, 1700, 4, 7, 0x09080806, 0x06050607, 0xff, 2, 0},
|
|
{1, 1900, 3, 7, 0x08070706, 0x06040507, 0xff, 2, 0},
|
|
{}
|
|
};
|
|
|
|
static const struct board_specific_parameters *udimms[] = {
|
|
udimm0,
|
|
};
|
|
|
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
|
dimm_params_t *pdimm,
|
|
unsigned int ctrl_num)
|
|
{
|
|
const struct board_specific_parameters *pbsp, *pbsp_highest = NULL;
|
|
ulong ddr_freq;
|
|
|
|
if (ctrl_num > 2) {
|
|
printf("Not supported controller number %d\n", ctrl_num);
|
|
return;
|
|
}
|
|
if (!pdimm->n_ranks)
|
|
return;
|
|
|
|
pbsp = udimms[0];
|
|
|
|
|
|
/* Get clk_adjust, cpo, write_data_delay,2T, according to the board ddr
|
|
* freqency and n_banks specified in board_specific_parameters table.
|
|
*/
|
|
ddr_freq = get_ddr_freq(0) / 1000000;
|
|
while (pbsp->datarate_mhz_high) {
|
|
if (pbsp->n_ranks == pdimm->n_ranks) {
|
|
if (ddr_freq <= pbsp->datarate_mhz_high) {
|
|
popts->cpo_override = pbsp->cpo;
|
|
popts->write_data_delay =
|
|
pbsp->write_data_delay;
|
|
popts->clk_adjust = pbsp->clk_adjust;
|
|
popts->wrlvl_start = pbsp->wrlvl_start;
|
|
popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2;
|
|
popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3;
|
|
popts->twot_en = pbsp->force_2t;
|
|
goto found;
|
|
}
|
|
pbsp_highest = pbsp;
|
|
}
|
|
pbsp++;
|
|
}
|
|
|
|
if (pbsp_highest) {
|
|
printf("Error: board specific timing not found "
|
|
"for data rate %lu MT/s\n"
|
|
"Trying to use the highest speed (%u) parameters\n",
|
|
ddr_freq, pbsp_highest->datarate_mhz_high);
|
|
popts->cpo_override = pbsp_highest->cpo;
|
|
popts->write_data_delay = pbsp_highest->write_data_delay;
|
|
popts->clk_adjust = pbsp_highest->clk_adjust;
|
|
popts->wrlvl_start = pbsp_highest->wrlvl_start;
|
|
popts->twot_en = pbsp_highest->force_2t;
|
|
} else {
|
|
panic("DIMM is not supported by this board");
|
|
}
|
|
found:
|
|
/*
|
|
* Factors to consider for half-strength driver enable:
|
|
* - number of DIMMs installed
|
|
*/
|
|
popts->half_strength_driver_enable = 0;
|
|
/*
|
|
* Write leveling override
|
|
*/
|
|
popts->wrlvl_override = 1;
|
|
popts->wrlvl_sample = 0xf;
|
|
|
|
/*
|
|
* Rtt and Rtt_WR override
|
|
*/
|
|
popts->rtt_override = 0;
|
|
|
|
/* Enable ZQ calibration */
|
|
popts->zq_en = 1;
|
|
|
|
/* DHC_EN =1, ODT = 75 Ohm */
|
|
popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_75ohm);
|
|
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_75ohm);
|
|
|
|
/* optimize cpo for erratum A-009942 */
|
|
popts->cpo_sample = 0x3e;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
phys_size_t dram_size;
|
|
|
|
#if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_RAMBOOT_PBL)
|
|
puts("Initializing....using SPD\n");
|
|
dram_size = fsl_ddr_sdram();
|
|
#else
|
|
dram_size = fsl_ddr_sdram_size();
|
|
#endif
|
|
dram_size = setup_ddr_tlbs(dram_size / 0x100000);
|
|
dram_size *= 0x100000;
|
|
|
|
gd->ram_size = dram_size;
|
|
|
|
return 0;
|
|
}
|
|
|
|
unsigned long long step_assign_addresses(fsl_ddr_info_t *pinfo,
|
|
unsigned int dbw_cap_adj[])
|
|
{
|
|
int i, j;
|
|
unsigned long long total_mem, current_mem_base, total_ctlr_mem;
|
|
unsigned long long rank_density, ctlr_density = 0;
|
|
|
|
current_mem_base = 0ull;
|
|
total_mem = 0;
|
|
/*
|
|
* This board has soldered DDR chips. DDRC1 has two rank.
|
|
* DDRC2 has only one rank.
|
|
* Assigning DDRC2 to lower address and DDRC1 to higher address.
|
|
*/
|
|
if (pinfo->memctl_opts[0].memctl_interleaving) {
|
|
rank_density = pinfo->dimm_params[0][0].rank_density >>
|
|
dbw_cap_adj[0];
|
|
ctlr_density = rank_density;
|
|
|
|
debug("rank density is 0x%llx, ctlr density is 0x%llx\n",
|
|
rank_density, ctlr_density);
|
|
for (i = CONFIG_SYS_NUM_DDR_CTLRS - 1; i >= 0; i--) {
|
|
switch (pinfo->memctl_opts[i].memctl_interleaving_mode) {
|
|
case FSL_DDR_CACHE_LINE_INTERLEAVING:
|
|
case FSL_DDR_PAGE_INTERLEAVING:
|
|
case FSL_DDR_BANK_INTERLEAVING:
|
|
case FSL_DDR_SUPERBANK_INTERLEAVING:
|
|
total_ctlr_mem = 2 * ctlr_density;
|
|
break;
|
|
default:
|
|
panic("Unknown interleaving mode");
|
|
}
|
|
pinfo->common_timing_params[i].base_address =
|
|
current_mem_base;
|
|
pinfo->common_timing_params[i].total_mem =
|
|
total_ctlr_mem;
|
|
total_mem = current_mem_base + total_ctlr_mem;
|
|
debug("ctrl %d base 0x%llx\n", i, current_mem_base);
|
|
debug("ctrl %d total 0x%llx\n", i, total_ctlr_mem);
|
|
}
|
|
} else {
|
|
/*
|
|
* Simple linear assignment if memory
|
|
* controllers are not interleaved.
|
|
*/
|
|
for (i = CONFIG_SYS_NUM_DDR_CTLRS - 1; i >= 0; i--) {
|
|
total_ctlr_mem = 0;
|
|
pinfo->common_timing_params[i].base_address =
|
|
current_mem_base;
|
|
for (j = 0; j < CONFIG_DIMM_SLOTS_PER_CTLR; j++) {
|
|
/* Compute DIMM base addresses. */
|
|
unsigned long long cap =
|
|
pinfo->dimm_params[i][j].capacity;
|
|
pinfo->dimm_params[i][j].base_address =
|
|
current_mem_base;
|
|
debug("ctrl %d dimm %d base 0x%llx\n",
|
|
i, j, current_mem_base);
|
|
current_mem_base += cap;
|
|
total_ctlr_mem += cap;
|
|
}
|
|
debug("ctrl %d total 0x%llx\n", i, total_ctlr_mem);
|
|
pinfo->common_timing_params[i].total_mem =
|
|
total_ctlr_mem;
|
|
total_mem += total_ctlr_mem;
|
|
}
|
|
}
|
|
debug("Total mem by %s is 0x%llx\n", __func__, total_mem);
|
|
|
|
return total_mem;
|
|
}
|